TI TLV2545ID

TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
D
D
D
D
D
D
D
Maximum Throughput . . . 200 KSPS
Built-In Conversion Clock
INL/DNL: ±1 LSB Max, SINAD: 72 dB,
fi = 20 kHz, SFDR: 85 dB, fi = 20 kHz
SPI/DSP-Compatible Serial Interfaces With
SCLK up to 20 MHz
Single Supply 2.7 Vdc to 5.5 Vdc
Rail-to-Rail Analog Input With 500 kHz BW
Three Options Available:
– TLV2541 – Single Channel Input
– TLV2542 – Dual Channels With
Autosweep
PACKAGE TOP VIEW
TLV2541
CS
1
8
VREF
GND
AIN
2
7
3
6
4
5
D
D
D
– TLV2545 – Single Channel With
Pseudo-Differential Input
Optimized DSP Mode – Requires FS Only
Low Power With Autopower Down
– Operating Current : 1 mA at 2.7 V, 1.5 mA
at 5 V
Autopower Down: 2 µA at 2.7 V, 5 µA
at 5 V
Small 8-Pin MSOP and SOIC Packages
TLV2542
SDO
FS
VDD
SCLK
CS/FS
VREF
GND
AIN0
TLV2545
1
8
2
7
3
6
4
5
SDO
SCLK
VDD
AIN1
CS/FS
VREF
GND
AIN(+)
1
8
2
7
3
6
4
5
SDO
SCLK
VDD
AIN(–)
description
The TLV2541/2542/2545 are a family of high performance, 12-bit, low power, miniature 3.6 µs, CMOS
analog-to-digital converters (ADC). The TLV254x family operates from a single 2.7 V to 5.5 V. Devices are
available with single, dual, or single pseudo-differential inputs. The TLV2541 has a 3-state output chip select
(CS), serial output clock (SCLK), and serial data output (SDO) that provides a direct 3-wire interface to the serial
port of most popular host microprocessors (SPI interface). When interfaced with a DSP, a frame sync signal (FS)
is used to indicate the start of a serial data frame. The TLV2542/45 have a shared CS/FS terminal.
TLV2541/2/5 are designed to operate with very low power consumption. The power saving feature is further
enhanced with an autopower-down mode. This product family features a high-speed serial link to modern host
processors with SCLK up to 20 MHz. TLV254x family uses the built in oscillator as conversion clock, providing
a 3.6 µs conversion time.
AVAILABLE OPTIONS
PACKAGED DEVICES
TA
8-MSOP
(DGK)
8-SOIC
(D)
TLV2541CDGK
0°C to 70°C
TLV2542CDGK
TLV2545CDGK
– 40°C to 85°C
TLV2541IDGK
TLV2541ID
TLV2542IDGK
TLV2542ID
TLV2545IDGK
TLV2545ID
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright  2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
functional block diagram
TLV2541
TLV2542
VDD
VDD
REF
REF
AIN0
LOW POWER
12-BIT
SAR ADC
S/H
AIN
Mux
AIN1
SDO
LOW POWER
SAR ADC
S/H
OSC
SCLK
CS
FS
Conversion
Clock
OSC
CONTROL
LOGIC
CONTROL
LOGIC
SCLK
CS/FS
GND
GND
TLV2545
VDD
REF
AIN (+)
S/H
AIN (–)
OSC
SCLK
CS/FS
LOW POWER
12-BIT
SAR ADC
Conversion
Clock
CONTROL
LOGIC
GND
2
Conversion
Clock
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SDO
SDO
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
Terminal Functions
TLV2541
TERMINAL
NAME
NO.
I/O
DESCRIPTION
AIN
4
I
Analog input channel
CS
1
I
Chip select. A high-to-low transition on the CS input removes SDO from 3-state within a maximum setup time.
CS can be used as the FS pin when a dedicated serial port is used. If TLV2541 is attached to a dedicated DSP serial
port, this terminal can be grounded.
FS
7
I
DSP frame sync input. Indication of the start of a serial data frame. Tie this terminal to VDD if not used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
SCLK
5
I
Output serial clock. This terminal receives the serial SCLK from the host processor.
SDO
8
O
The 3-state serial output for the A/D conversion result. SDO is kept in the high-impedance state until CS falling edge.
The output format is MSB first.
When FS is not used (FS = 1 at the falling edge of CS): The MSB is presented to the SDO pin after CS falling edge
and output data is valid on the falling edge of SCLK.
When FS is used (FS = 0 at the falling edge of CS): The MSB is presented to the SDO pin after the falling edge of
FS or the falling edge of CS (whichever happens first). Output data is valid on the falling edge of SCLK. (This is
typically used with an active FS from a DSP).
VDD
VREF
6
I
Positive supply voltage
2
I
External reference input
TLV2542/45
TERMINAL
I/O
DESCRIPTION
NAME
NO.
AIN0 /AIN(+)
4
I
Analog input channel 0. (positive input for TLV2545)
AIN1/AIN (–)
5
I
Analog input channel 1 (inverted input for TLV2545)
CS/FS
1
I
Chip select/frame sync. A high-to-low transition on the CS/FS removes SDO from 3-state within a maximum delay
time.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
SCLK
7
I
Output serial clock. This terminal receives the serial SCLK from the host processor.
SDO
8
O
The 3-state serial output for the A/D conversion result. SDO is kept in the high-impedance state when CS/FS is
high and presents output data after the CS/FS falling edge until the LSB is presented. The output format is MSB
first. SDO returns to the Hi-Z state after the 16th SCLK. Output data is valid on the falling SCLK edge.
VDD
VREF
6
I
Positive supply voltage
2
I
External reference input
detailed description
The TLV2541/2/5 are successive approximation (SAR) ADCs utilizing a charge redistribution DAC. Figure 1
shows a simplified version of the ADC.
The sampling capacitor acquires the signal on AIN during the sampling period. When the conversion process
starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge
from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is
balanced, the conversion is complete and the ADC output code is generated.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
detailed description (continued)
Charge
Redistribution
DAC
_
AIN
Control
Logic
+
ADC Code
GND/AIN(–)
Figure 1. Simplified SAR Circuit
serial interface
OUTPUT DATA FORMAT
MSB
LSB
D15–D4
Conversion result (OD11–OD0)
D3–D0
Don’t care
The output data format is binary (unipolar straight binary).
binary
Zero scale code = 000h, Vcode = GND
Full scale code = FFFh, Vcode = VREFP – 1 LSB
pseudo-differential inputs
The TLV2545 operates in pseudo-differential mode. The inverted input is available on pin 5. It can have a
maximum input ripple of ±0.2 V. This is normally used for ground noise rejection.
control and timing
start of the cycle
TLV2541
D
D
When FS is not used ( FS = 1 at the falling edge of CS), the falling edge of CS is the start of the cycle. Output
data changes on the rising edge of SCLK. This is typically used for a microcontroller with SPI interface,
although it can also be used for a DSP. The microcontroller SPI interface should be programmed for
CPOL=0 (serial clock referenced to ground) and CPHA=1 (data is valid on the falling edge of serial clock).
When FS is used ( FS is an active signal from a DSP), the falling edge of FS is the start of the cycle. Output
data changes on the rising edge of SCLK. This is typically used for a TMS320 DSP. If the TLV2541 is
attached to a dedicated DSP serial port. CS terminal can be grounded.
TLV2542/5
The CS and FS inputs are accessed via the same pin (pin 1) on the TLV2542 and TLV2545. The cycle is started
by the falling edge transition provided by either a CS (interfacing with SPI microcontroller) signal or FS
(interfacing with TMS320 DSP) signal. Timing for the TLV2545 is much like the TLV2541, with the exception of
the CS/FS line.
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
detailed description (continued)
TLV2542 channel MUX reset cycle
The TLV2542 uses CS/FS to reset the AIN multiplexer. A short active CS/FS cycle (4 to 7 SCLKs) resets the
MUX to AIN0. If the CS/FS cycle is sufficient to complete the conversion (16 SCLKs plus maximum conversion
time), the MUX toggles to the next channel (see Figure 4 for timing).
sampling
The converter sample time is 12 SCLKs in duration, beginning on the 5th SCLK received after the converter has
received an active CS or FS signal (CS/FS for the TLV2542/5).
conversion
The TLV2541 completes conversion in the following manner. The conversion is started after the 16th SCLK
edge. The conversion takes 3.5 µs plus 0.1 µs overhead. Enough time (for conversion) should be allowed before
a rising CS/FS edge so that no conversion is terminated prematurely.
TLV2542 input channel selection is toggled on each rising CS /FS edge. The MUX channel can be reset to AIN0
via CS /FS as described in the earlier section and in Figure 5. The input is sampled for 12 SCLKs, converted,
and the result is presented on SDO during the next cycle. Care should also be taken to allow enough time
between samples to avoid prematurely terminating the conversion, which occurs on a rising CS /FS transition
if the conversion is not complete.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
timing diagrams/conversion cycles
DSP Interface
1
2
3
4
5
6
12
13
14
15
16
1
SCLK
CS
FS
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
t(sample)
SDO
OD11
OD10
OD9
OD8
OD7
OD6
t(powerdown)
tc
OD0
Figure 2. TLV2541 DSP Mode/FS Active
µP Interface
1
2
3
4
5
6
7
12
13
14
15
16
1
SCLK
CS
FS
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
t(sample)
SDO
OD11
OD10
OD9
OD8
OD7
OD6
OD5
t(powerdown)
tc
OD0
Figure 3. TLV2541 Microcontroller Mode/FS (SPI, CPOL = 0, CPHA = 1)
1
2
3
4
5
1
4
12
16
1
4
12
16
SCLK
CS/FS
>8 SCLKs, MUX Toggles to AIN1
<8 SCLKs, MUX
Resets to AIN0
t(powerdown)
t(sample)
t(sample)
SDO
ÎÎÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ ÎÎÎÎÎÎÎ
tc
Figure 4. TLV2542 Timing
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
AIN0 Result
OD11
ÎÎÎ
ÎÎÎ
OD0
tc
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
timing diagrams/conversion cycles (continued)
1
2
3
4
5
6
7
12
13
14
15
16
1
SCLK
CS/FS
t(sample)
SDO
OD11
OD10
OD9
OD8
OD7
OD6
OD5
OD0
ÎÎÎÎÎ
ÎÎÎÎÎ
tc
t(powerdown)
OD11
OD10
OD9
Figure 5. TLV2545 Timing
use CS as FS input
When interfacing the TLV2541 with the TMS320 DSP, the FSR signal from the DSP may be connected to the
CS input if this is the only device on the serial port. This will save one output terminal from the DSP. (Output data
changes on the falling edge of SCLK. Default for TLV2542 and TLV2545).
SCLK and conversion speed
The minimum onboard oscillator frequency for the TLV2541/2/5 is 4 MHz, and it takes 14 conversion clocks to
complete the conversion. This leads to a 3.5 µs conversion time plus 0.1 µs overhead. These devices can
operate with an SCLK up to 20 MHz for the supply voltage range specified. The total conversion time is
14× (1/fosc). For a 20 MHz SCLK, the minimum total cycle time is given by: 14× (1/4M) +16× (1/20M)+ 0.1 µs}
= 4.4 µs for the TLV254x devices. This is the minimum cycle time for an active CS or CS/FS signal. If violated,
the conversion will terminate, invalidating the next data output cycle.
reference voltage
An external reference is applied via VREF. The voltage level applied to this pin establishes the upper limit of
the analog inputs to produce a full-scale reading. The value of VREF and the analog input should not exceed
the positive supply or be less than GND, consistent with the specified absolute maximum ratings. The digital
output is at full scale when the input signal is equal to or higher than VREF and at zero when the input signal
is equal to or lower than GND.
powerdown and powerup initialization
Autopower down is built in to the devices in order to reduce power consumption. The wake-up time is fast
enough to provide power down between each cycle. The power-down state is initiated at the end of conversion
and wakes up upon a falling edge on CS or FS.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage range, GND to VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 6.5 V
Analog input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
Reference input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDD + 0.3 V
Digital input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VDD+ 0.3 V
Operating virtual junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 150°C
Operating free-air temperature range, TA: C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
Supply voltage, VDD
MIN
NOM
MAX
2.7
3.3
5.5
V
VDD
VDD
V
Positive external reference voltage input, VREFP (see Note 1)
2
Analog input voltage (see Note 1)
0
High level control input voltage, VIH
2.1
Low-level control input voltage, VIL
VDD = REF = 5 V
VDD = REF = 2.7 V
Hold time, CS rising edge after SCLK falling edge, th(SCLKL-CSH)
40
5
0.5
Setup time, FS rising edge before SCLK falling edge, tsu(FSH-SCLKL)
0.35
Hold time, FS hold high after SCLK falling edge, th(SCLKL-FSL)
V
ns
70
Delay time, delay from CS falling edge to FS rising edge (td(CSL-FSH)
V
V
0.6
Setup time,, CS falling
g edge
g ((2541)) or CS/FS falling
g edge
g ((2542/45))
before first SCLK falling edge, tsu(CSL-SCLKL)
UNIT
ns
7
SCLKs
SCLKs
0.65
SCLKs
Pulse width CS high time, twH(CS)
100
ns
Pulse width FS high time, twH(FS)
0.75
SCLKs
SCLK cycle time, VDD = 3.6–2.7 V, tc(SCLK)
67
10000
SCLK cycle time, VDD = 5.5–4.5 V, tc(SCLK)
50
10000
Pulse width low time, twL(SCLK)
0.4
0.6
SCLK
Pulse width high time, twH(SCLK)
0.4
0.6
SCLK
Hold time, hold from end of conversion to CS high, th(EOC-CSH) (EOC is internal, indicates end of
conversion time, tc)
0.1
Active CS/FS cycle time to reset internal MUX to AIN0, reset cycle
Operating
O
erating free-air tem
temperature
erature, TA
ns
ns
µs
TLV2542 only
4
7
SCLKs
TLV2541/2/5C
0
70
–40
85
°C
TLV2541/2/5I
NOTES: 1. Analog input voltages greater than that applied to VREF convert as all ones (111111111111), while input voltages less than that
applied to GND convert as all zeros(000000000000).
2. This is the time required for the clock input signal to fall from VIH max or to rise from VILmax to VIHmin. In the vicinity of normal room
temperature, the devices function with input clock transition time as slow as 1 µs for remote data-acquisition applications where the
sensor and A/D converter are placed several feet away from the controlling microprocessor.
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
electrical characteristics over recommended operating free-air temperature range,
VDD = VREF = 2.7 V to 5.5 V, SCLK frequency = 20 MHz at 5 V, 15 MHz at 3 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VDD = 5.5 V, IOH = –0.2 mA at 30 pF load
VO
OH
High level output voltage
High-level
VO
OL
Low level output voltage
Low-level
IOZ
O
Off-state output current
(high-impedance-state)
VO = VDD
IIH
High-level input current
VI = VDD
IIL
Low-level input current
VI = 0 V
ICC
VDD = 2.7 V, IOH = -20 µA at 30 pF load
TYP
MAX
V
VDD–0.2
0.4
VDD = 2.7 V, IOL = 20 µA at 30 pF load
0.1
CS = VDD
1
2.5
–2.5
0.005
2.5
µA
µA
–0.005
2.5
VDD = 4.5 V ~ 5.5 V
1.3
1.5
VDD = 2.7 V ~ 3.3 V
0.85
0.95
CS at 0 V
V,
Autopower-down current (0.5 µs inactive)
For all digital inputs,
0≤ VI ≤ 0.3 V or VI ≥ VDD– 0.3 V,
SCLK = 0, VDD = 4.5 V to 5.5 V, Ext ref
5
VDD = 2.7 V to 3.3 V,
2
Selected analog
g input channel leakage
g
current
Ext ref
For all digital inputs,
0≤ VI ≤ 0.3 V or VI ≥ VDD– 0.3 V,
SCLK = 0, VDD = 4.5 V to 5.5 V, Ext ref
1
VDD = 2.7 V to 3.3 V
1
Selected channel at VDD
1
Selected channel at 0 V
Analog inputs
Input capacitance
–1
20
Control Inputs
Input on resistance
45
50
5
25
VDD = 5.5 V
500
VDD = 2.7 V
600
Delay
y time,, delayy from CS falling
g edge
g to
SDO valid, td(CSL-SDOV)
VDD = REF = 5.5 V, 30 pF load
40
VDD = REF = 2.7 V, 30 pF load
70
Delay
y time,, delayy from FS falling
g edge
g to
SDO valid, td(FSL-SDOV)
VDD = REF = 5.5 V, 30 pF load
1
VDD = REF = 2.7 V, 30 pF load
1
Delay
y time,, delayy from SCLK rising
g edge
g
to SDO valid, td(SCLKH-SDOV)
VDD = REF = 5.5 V, 30 pF load
11
VDD = REF = 2.7 V, 30 pF load
21
Delay
y time,, delayy from 17th SCLK rising
g
edge to SDO 3-state, td(SCLK17H-SDOZ)
VDD = REF = 5.5 V, 30 pF load
30
VDD = REF = 2.7 V, 30 pF load
60
tc
Conversion time
Conversion clock = internal oscillator
2.1
t(sample)
Sampling time
See Note 3
300
Action time
ICC start to decrease
Wakeup time
ICC down to MIN [ICC(AUTOPWDN)]
Autopower down
Autopower down
V
–1
Operating supply current
Autopower-down current (5 µs inactive)
UNIT
2.4
VDD = 5.5 V, IOL = 0.8 mA at 30 pF load
VO = 0
ICC(AUTOPWDN)
CC(
O
)
Ci
MIN
2.6
3.5
µA
mA
µA
µA
µA
pF
Ω
ns
ns
ns
ns
µs
ns
0.5
1
0.5
SCLK
2
ms
SCLK
† All typical values are at VDD = 5 V, TA = 25°C.
NOTE 3: Minimal t(sample) is given by 0.9 × 50 pF × (RS + 0.6 kW), where RS is the source output impedance.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
ac specifications (fi = 20 kHz)
PARAMETER
TEST CONDITIONS
MIN
TYP
70
72
68
71
MAX
SINAD
Signal to noise ratio +distortion
Signal-to-noise
200 KSPS, VDD = VREF = 5.5 V
150 KSPS, VDD = VREF = 2.7 V
THD
Total harmonic distortion
200 KSPS, VDD = VREF = 5.5 V
150 KSPS, VDD = VREF = 2.7 V
–84
–80
–84
–80
ENOB
Effective number of bits
200 KSPS, VDD = VREF = 5.5 V
150 KSPS, VDD = VREF = 2.7 V
11.8
SFDR
Spurious free dynamic range
200 KSPS, VDD = VREF = 5.5 V
150 KSPS, VDD = VREF = 2.7 V
–84
–80
–84
–80
UNIT
dB
dB
Bits
11.6
dB
Analog Input
Full power bandwidth, –3 dB
1
MHz
Full-power bandwidth, –1 dB
500
kHz
external reference specifications
PARAMETER
Reference input voltage
TEST CONDITIONS
5V
VDD = 5
5.5
Reference input impedance
VDD = 2
2.7
7V
Reference current
VDD = VREF = 5.5 V,
VDD = VREF =2.7 V,
VDD = VREF = 5
5.5
5V
Reference input capacitance
VDD = VREF =2.7
=2 7 V
VREF
Reference voltage
MIN
TYP
VDD = =2.7 V ~ 5.5 V
MAX
UNIT
VDD
V
CS = 1,
SCLK = 0
CS = 0,
SCLK = 20 MHz
100
CS = 1,
SCLK = 0
CS = 0,
SCLK = 20 MHz
CS = 0,
SCLK = 20 MHz
100
400
CS = 0,
SCLK = 20 MHz
50
200
CS = 1,
SCLK = 0
CS = 0,
SCLK = 20 MHz
CS = 1,
SCLK = 0
CS = 0,
SCLK = 20 MHz
20
MΩ
25
kΩ
100
20
MΩ
25
5
20
µA
15
45
5
20
kΩ
50
15
45
VDD = =2.7 V – 5.5 V
pF
50
VDD
V
dc specification, VDD = VREF = 2.7 V to 5.5 V, SCLK frequency = 20 MHz at 5 V, 15 MHz at 3 V (unless otherwise
noted)
PARAMETER
INL
Integral linearity error (see Note 5)
DNL
Differential linearity error
TEST CONDITIONS
Offset error (see Note 6)
See Note 4
EG
Gain error (see Note 6)
See Note 4
Et
Total unadjusted error (see Note 7)
See Note 4
NOM
MAX
UNIT
±0.6
±1
LSB
±1
LSB
±0.5
See Note 4
EO
MIN
TLV2541/42
±1.5
TLV2545
±2.5
TLV2541/42
±2
TLV2545
±5
TLV2541/42
±2
TLV2545
±5
LSB
LSB
LSB
NOTES: 4. Analog input voltages greater than that applied to REFP convert as all ones (111111111111), while input voltages less than that
applied to REFM convert as all zeros (0000000000).
5. Linear error is the maximum deviation from the best straight line through the A/D transfer characteristics.
6. Zero error is the difference between 000000000000 and the converted output for zero input voltage: full-scale error is the difference
between 111111111111 and the converted output for full-scale input voltage.
7. Total unadjusted error comprises linearity, zero, and full-scale errors.
10
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
PARAMETER MEASUREMENT INFORMATION
t(sample)
tc
twH(SCLK)
VIH
1
2
4
12
16
SCLK
VIL
twL(SCLK)
tsu(CSL-SCLKL)
t(powerdown)
CS
th(SCLKL-FSL)
tWH(CS)
tsu(FSH-SCLKL)
th(EOC-CSH)
td(CSL-FSH)
td(SCLKH-SDOV)
FS
SDO
ÎÎÎÎÎ
ÎÎÎÎÎ
twh(FS)
OD11
OD8
OD0
td(CSL-SDOV)
ÎÎÎÎÎ
ÎÎÎÎÎ
td(SCLK17H-SDOZ)
Figure 6. Critical Timing TLV2541 (FS is active)
t(sample)
tsu(CSL–SCLKL)
1
2
tc
4
12
16
SCLK
t(powerdown)
CS
td(SCLKH-SDOV)
SDO
OD11
OD10
OD9
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎ
td(SCLK17H-SDOZ)
OD0
th(EOC–CSH)
td(CSL-SDOV)
Figure 7. Critical Timing TLV2541 (FS = 1)
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
PARAMETER MEASUREMENT INFORMATION
t(sample)
tc
1
1
4
12
16
SCLK
t(Reset Cycle)
MUX = AIN0
CS/FS
SDO
th(EOC-CSH)
td(CSLKH-SDOV)
td(CSL-SDOV)
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎ
ÎÎÎÎÎ
OD11
OD0
td(CSL-SDOV)
OD11
td(SCLK17H-SDOZ)
Figure 8. Critical Timing TLV2542 Reset Cycle
t(sample)
twH(SCLK)
VIH
1
2
4
12
tc
16
SCLK
VIL
twL(SCLK)
th(SCLKL-FSL)
tsu(FSH-SCLKL)
t(powerdown)
CS/FS
th(EOC-CSH)
td(SCLKH-SDOV)
twh(FS)
SDO
OD11
OD8
td(CSL-SDOV)
ÎÎÎÎÎÎ
ÎÎÎÎÎÎ
td(SCLK17H-SDOZ)
OD0
Figure 9. Critical Timing TLV2545 Power-Down Cycle
12
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
TYPICAL CHARACTERISTICS
INTEGRAL NONLINEARITY
vs
TEMPERATURE
INTEGRAL NONLINEARITY
vs
TEMPERATURE
0.7
0.6
VDD = REF = 5.5 V
200 KSPS
INL – Integral Nonlinearity – LSB
INL – Integral Nonlinearity – LSB
VDD = REF = 2.7 V
150 KSPS
0.65
0.6
–40
0.5
–40
90
25
0.55
25
t – Temperature – °C
t – Temperature – °C
Figure 10
Figure 11
DIFFERENTIAL NONLINEARITY
vs
TEMPERATURE
DIFFERENTIAL NONLINEARITY
vs
TEMPERATURE
0.35
VDD = REF = 2.7 V
150 KSPS
DNL – Differential Nonlinearity – LSB
DNL – Differential Nonlinearity – LSB
0.6
0.5
0.4
0.3
0.2
0.1
0
–40
90
25
90
VDD = REF = 5.5 V
200 KSPS
0.3
0.25
–40
t – Temperature – °C
Figure 12
25
t – Temperature – °C
90
Figure 13
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
13
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
TYPICAL CHARACTERISTICS
OFFSET ERROR
vs
TEMPERATURE
GAIN ERROR
vs
TEMPERATURE
0.5
0.9
VDD = REF = 2.7 V
150 KSPS
VDD = REF = 5.5 V
200 KSPS
Gain Error – LSB
Offset Error – LSB
0.4
0.3
0.2
0.85
0.1
0
–40
0.8
–40
90
25
25
t – Temperature – °C
t – Temperature – °C
Figure 14
Figure 15
SUPPLY CURRENT
vs
TEMPERATURE
1.5
Supply Current – mA
VDD = REF = 5.5 V
200 KSPS
1.4
1.3
1.2
–40
25
t – Temperature – °C
Figure 16
14
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
90
90
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
TYPICAL CHARACTERISTICS
INL – Integral Nonlinearity – LSB
Fast Fourier Transform (FFT) PLOT
1
VDD = REF = 2.7 V
150 KSPS
0.5
0
–0.5
–1
1
4095
Digital Output Codes
Figure 17
DNL – Differential Nonlinearity –LSB
Fast Fourier Transform (FFT) PLOT
1
VDD = REF = 2.7 V
150 KSPS
0.5
0
–0.5
–1
1
4095
Digital Output Codes
Figure 18
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
TYPICAL CHARACTERISTICS
INL – Integral Nonlinearity – LSB
INTEGRAL NONLINEARITY ERROR
vs
DIGITAL OUTPUT CODES
1
VDD = REF = 5.5 V
200 KSPS
0.5
0
–0.5
–1
4095
1
Digital Output Codes
Figure 19
DNL – Differential Nonlinearity –LSB
DIFFERENTIAL NONLINEARITY ERROR
vs
DIGITAL OUTPUT CODES
1
VDD = REF = 5.5 V
200 KSPS
0.5
0
–0.5
–1
4095
1
Digital Output Codes
Figure 20
16
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
TYPICAL CHARACTERISTICS
2048 POINTS FAST FOURIER TRANSFORM (FFT)
0
VDD = REF = 2.7 V
150 KSPS
fi = 20 kHz
Magnitude – dB
–20
–40
–60
–80
–100
–120
–140
0
20
40
60
80
100
f – Input Frequency – KHz
Figure 21
2048 POINTS FAST FOURIER TRANSFORM (FFT)
0
VDD = REF = 5.5 V
200 KSPS
fi = 20 kHz
Magnitude – dB
–20
–40
–60
–80
–100
–120
–140
0
20
40
60
80
100
f – Input Frequency – KHz
Figure 22
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
TYPICAL CHARACTERISTICS
SINAD
vs
FREQUENCY
SINAD
vs
FREQUENCY
75
75
VDD = REF = 5.5 V
200 KSPS
VDD = REF = 2.7 V
150 KSPS
73
SINAD – dB
SINAD – dB
73
71
69
71
69
67
67
65
65
0
10
20
30
40
50
60
70
20
0
80
40
60
80
100
f – Input Frequency – KHz
f – Input Frequency – KHz
Figure 23
Figure 24
ENOB
vs
FREQUENCY
ENOB
vs
FREQUENCY
12
12
VDD = REF = 5.5 V
200 KSPS
VDD = REF = 5.5 V
200 KSPS
11.9
11.8
11.8
11.6
ENOB – Bits
ENOB – Bits
11.7
11.4
11.6
11.5
11.4
11.3
11.2
11.2
11.1
11
0
10
20
30
40
50
60
70
80
11
0
f – Input Frequency – KHz
40
Figure 26
POST OFFICE BOX 655303
60
f – Input Frequency – KHz
Figure 25
18
20
• DALLAS, TEXAS 75265
80
100
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
TYPICAL CHARACTERISTICS
THD
vs
FREQUENCY
–75
VDD = REF = 2.7 V
150 KSPS
–76
–77
THD – dB
–78
–79
–80
–81
–82
–83
–84
–85
0
10
20
30
40
50
70
60
80
f – Input Frequency – KHz
Figure 27
THD
vs
FREQUENCY
–70
VDD = REF = 5.5 V
200 KSPS
–72
–74
THD – dB
–76
–78
–80
–82
–84
–86
–88
–90
0
20
60
40
80
100
f – Input Frequency – KHz
Figure 28
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
19
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
TYPICAL CHARACTERISTICS
4095
111111111111
VFS
See Notes A and B
111111111110
4094
111111111101
4093
VFT = VFS – 1/2 LSB
100000000001
2049
2048
100000000000
VZT =VZS + 1/2 LSB
Step
Digital Output Code
VFS Nom
2047
011111111111
VZS
000000000001
1
000000000000
0
0.0012
0.0024
2.4564
2.4576
2.4588
4.9128
4.9134
2
0.0006
000000000010
4.9140
0
4.9152
VI – Analog Input Voltage – V
NOTES: A. This curve is based on the assumption that Vref+ and Vref– have been adjusted so that the voltage at the transition from digital 0 to
1 (VZT) is 0.0006 V, and the transition to full scale (VFT) is 4.9134 V, 1 LSB = 1.2 mV.
B. The full scale value (VFS) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (VZS) is
the step whose nominal midstep value equals zero.
Figure 29. Ideal 12-Bit ADC Conversion Characteristics
20
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
APPLICATION INFORMATION
VDD
10 kΩ
VDD
XF
RXD
SCLK
TMS320 DSP
EXT
Reference
10 kΩ
FS
SDO
SCLK
VREF
TLV2541
CS
Ain
GND
VDD
10 kΩ
VDD
CS/FSD
VREF
SDO
SCLK
XF
RXD
SCLK
TMS320 DSP
EXT
Reference
10 kΩ
TLV2542/5
GND
AIN 0/AIN (+)†
AIN 1/AIN (–)†
† For TLV2545 only
Figure 30. Typical Interface to a TMS320 DSP
simplified analog input analysis
Using the equivalent circuit in Figure 31, the time required to charge the analog input capacitance from 0 to Vs
within 1/2 LSB can be derived as follows.
ǒ ǒ ǓǓ
The capacitance charging voltage is given by:
Vc
+ Vs
1–EXP
–tch
Rt Ci
(1)
Where:
Rt = Rs + Zi
tch = Charge time
The input impedance Zi is 0.5 kΩ at 5 V, and is higher (~ 0.6 kΩ) at 2.7 V. The final voltage to 1/2 LSB is given
by:
ń
Vc (1 2 LSB)
+ Vs–
ǒ Ǔ
Vs
8192
POST OFFICE BOX 655303
(2)
• DALLAS, TEXAS 75265
21
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
APPLICATION INFORMATION
simplified analog input analysis (continued)
ǒ Ǔ+
ǒ * ǒ * ǓǓ
Equating equation 1 to equation 2 and solving for cycle time tc gives:
Vs
*
Vs
8192
Vs
EXP
1
Rt
tch
Ci
(3)
and time to change to 1/2 LSB (equal to minimum sampling time) is:
ń
tch (1 2 LSB)
Where:
+ Rt
Ci
In(8192)
+ Min[t(sample)]
In(8192) = 9.011
Therefore, with the values given, the time for the analog input signal to settle is:
ń
tch (1 2 LSB)
+ (Rs ) 0.5 kW)
Ci
(4)
In(8192)
ƪ
ƫ ǒ Ǔ
This time must be less than the converter sample time shown in the timing diagrams. This is 12× SCLKs.
t (sample)
+ 12
1
f (SCLK)
ƪ ǒ Ǔƫ +
w Min t(sample) + tch 12
(5)
LSB
Therefore the maximum SCLK frequency is:
max f
SCLK
ǒń
12
tch 1 2 LSB
Ǔ + [In(8192)12 Rt
(6)
Ci ]
maximum conversion throughput
ǒ Ǔ
ǒ Ǔ
For a supply voltage of 5 V, if the source impedance is less than 1 kΩ, and the ADC analog input capacitance
Ci is less than 50 pF, this equates to a minimum sampling time tch 1 LSB of 0.676 µs ( 1 µs). Since the
2
sampling time requires 12 SCLKs, the fastest SCLK frequency is 12/tch 1 LSB = 18 MHz for Rs ≤ 1 kΩ.
2
t
The minimal total cycle time, t(cycle), is given as:
t (cycle)
+ t(sample) ) tc ) t(overhead) + Max ƪf16(SCLK) ƫ ) 3.5 ms ) 0.1 ms + 4.5 ms
This is equivalent to a maximum throughput, max[fs] of 222 KSPS.
The throughput can be even higher with a smaller source impedance. When source impedance is 100 Ω, the
minimum sampling time becomes:
ń
tch (1 2 LSB)
22
+ Rt
Ci
In(8192)
+ 0.27 ms
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
APPLICATION INFORMATION
maximum conversion throughput (continued)
ǒ Ǔ
The maximum SCLK frequency possible is 12/tch 1 LSB = 44 MHz. Then a 20 MHz clock (maximum SCLK
2
frequency allowed for the internal comparator can be used. The minimum total cycle time is then reduced to:
t (cycle)
+ t(sample) ) tc ) t(overhead) + max ƪf16(SCLK) ƫ ) 3.5 ms ) 0.1 ms + 4.4 ms
The maximum throughput is 1/4.4 µs = 227 KSPS for this case.
Driving Source Requirements:
Driving Source
RS
VS
Data Converter
Vi
ri
VC
+
_
ts AMP
Ci
VI = Input Voltage at AIN
VS= External Driving Source Voltage
RS= Source Resistance
ri = Input Resistance (Mux On Resistance)
Ci = Input Capacitance
VC = Capacitance Charging Voltage
NOTE: Noise and distortion must for the source be equivalent to the resolution of the converter.
Rs must be real at the input frequency.
Figure 31. Equivalent Input Circuit Including the Driving Source
power down calculations
Total power consumption at different conversion rate fs, (fs ≤ MAX [fs]) can be calculated by:
VDD × i(AVERAGE) = VDD [(fS/MAX [fs]) × i(ON) + (1–fs/MAX [fs]) × i(OFF)]
If VDD = 2.7 V for TLV2541, and the sampling rate fs = 10 kHz, the maximum sampling rate f(SMAX) = 200 kHz
then i(ON) = ~1 mA operating current
and i(OFF) = ~2 µA autopower-down current
so VDD × i(AVERAGE) = 2.7 × (0.05 × 1000 µA + 0.95 × 2 µA)
= (2.7 × 51.9) µW
= 140 µW
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
23
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
MECHANICAL DATA
DGK (R-PDSO-G8)
PLASTIC SMALL-OUTLINE PACKAGE
0,38
0,25
0,65
8
0,25 M
5
0,15 NOM
3,05
2,95
4,98
4,78
Gage Plane
0,25
1
0°– 6°
4
3,05
2,95
0,69
0,41
Seating Plane
1,07 MAX
0,15
0,05
0,10
4073329/B 04/98
NOTES: A.
B.
C.
D.
24
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion.
Falls within JEDEC MO-187
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2541, TLV2542, TLV2545
2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS245 –MARCH 2000
MECHANICAL DATA
D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0.050 (1,27)
0.020 (0,51)
0.014 (0,35)
14
0.010 (0,25) M
8
0.008 (0,20) NOM
0.244 (6,20)
0.228 (5,80)
0.157 (4,00)
0.150 (3,81)
Gage Plane
0.010 (0,25)
1
7
0°– 8°
A
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.069 (1,75) MAX
0.010 (0,25)
0.004 (0,10)
PINS **
0.004 (0,10)
8
14
16
A MAX
0.197
(5,00)
0.344
(8,75)
0.394
(10,00)
A MIN
0.189
(4,80)
0.337
(8,55)
0.386
(9,80)
DIM
4040047 / D 10/96
NOTES: A.
B.
C.
D.
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
Falls within JEDEC MS-012
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
25
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  2000, Texas Instruments Incorporated