Si88x4x Data Sheet

Si88x4x
Q U A D D IGITAL I SOL A TORS
WITH
DC-DC C O N V E RT E R
Features






High-speed isolators with

integrated dc-dc converter

Fully-integrated secondary sensing
feedback-controlled converter with 
dithering for low EMI
dc-dc converter peak efficiency of
83% with external power switch

Up to 5 W isolated power with

external power switch
Options include dc-dc shutdown, 
frequency control, and soft start

Standard Voltage Conversion
3/5 V to isolated 3/5 V
24 V to isolated 3/5 V supported
Precise timing on digital isolators
0–100 Mbps
18 ns typical prop delay
Highly-reliable: 100 year lifetime
High electromagnetic immunity and
ultra-low emissions
RoHS compliant packages
SOIC-20 wide body
SOIC-24 wide body
Isolation of up to 5000 Vrms
High transient immunity of
100 kV/µs (typical)
AEC-Q100 qualified
Wide temp range
–40 to +125 °C
Pin Assignments
See page 33
Applications


Industrial automation systems
Hybrid electric and electric
vehicles
 Isolated power supplies




Ordering Information:
See page 38.
Inverters
Data acquisition
Motor control
PLCs, distributed control systems
GNDP
1
20
GNDB
VSW
2
19
VDDB
VDDP
3
18
DNC
17
NC
16
VSNS
VDDA
4
GNDA
5
SH
6
A1
Safety Approval (Pending)

UL 1577 recognized
Up to 5000 Vrms for 1 minute
CSA component notice 5A
approval
A2

VDE certification conformity
VDE 0884-10
 CQC certification approval
GB4943.1
Isolation Barrier

15
COMP
HF
RCVR
14
B1
7
HF
XMTR
HF
RCVR
8
HF
XMTR
13
B2
A3
9
HF
XMTR
HF
RCVR
12
B3
A4
10
HF
XMTR
HF
RCVR
11
B4
Si88240
Patents pending
Description
The Si88xx integrates Silicon Labs’ proven digital isolator technology with an
on-chip isolated dc-dc converter that provides regulated output voltages of
3.3 or 5.0 V (or >5 V with external components) at peak output power levels
of up to 5 W. These devices provide up to four digital channels. The dc-dc
converter has user-adjustable frequency for minimizing emissions, a soft-start
function for safety, a shut-down option and loop compensation. The device
requires only minimal passive components and a miniature transformer.
The ultra-low-power digital isolation channels offer substantial data rate,
propagation delay, size and reliability advantages over legacy isolation
technologies. Data rates up to 100 Mbps max are supported, and all devices
achieve propagation delays of only 23 ns max. Ordering options include a
choice of dc-dc converter features, isolation channel configurations and a failsafe mode. All products are certified by UL, CSA, VDE, and CQC.
Preliminary Rev. 0.6 7/15
Copyright © 2015 by Silicon Laboratories
Si88x4x
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Si88x4x
TABLE O F C ONTENTS
Section
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.2. Digital Isolation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.3. DC-DC Converter Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2.4. Transformer Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3. Digital Isolator Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.1. Device Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
3.2. Undervoltage Lockout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.3. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.4. Fail-Safe Operating Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
3.5. Typical Performance Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
4. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
5. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
6. Package Outline: 20-Pin Wide Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
7. Land Pattern: 20-Pin SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41
8. Package Outline: 24-Pin Wide Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
9. Land Pattern: 24-Pin SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44
10. Top Markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
10.1. Si88x4x Top Marking (20-Pin Wide Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . . . . 45
10.2. Top Marking Explanation (20-Pin Wide Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . 45
10.3. Si88x4x Top Marking (24-Pin Wide Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . . . . 46
10.4. Top Marking Explanation (24-Pin Wide Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . 46
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .47
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48
2
Preliminary Rev. 0.6
Si88x4x
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Min
Typ
Max
Unit
TA
–40
25
125
°C
Power Input Voltage
VDDP
3.0
—
5.5
V
Supply Voltage
VDDA
3.0
—
5.5
V
VDDB
3.0
—
5.5
V
Ambient Operating Temperature*
*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels,
and supply voltage.
Table 2. Electrical Characteristics1
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
DC/DC Converter
Switching Frequency
Si8824x, Si8844x
FSW
Switching Frequency
Si8834x, Si8864x
FSW
VSNS voltage
VSNS
VSNS current offset
Ioffset
250
kHz
RFSW = 23.3 k
FSW = 1025.5/(RFSW x CSS)
CSS = 220 nF (see Figure 9)
(1% tolerance on BOM)
180
200
220
kHz
RFSW = 9.3 k
FSW = 1025.5/(RFSW x CSS)
CSS = 220 nF (see Figure 9)
(1% tolerance on BOM)
450
500
550
kHz
RFSW = 5.18 k,
CSS = 220 nF (see Figure 9)
810
900
990
kHz
ILOAD = 0 A
1.002
1.05
1.097
V
–500
—
500
nA
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
Preliminary Rev. 0.6
3
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Output Voltage
Accuracy2
Test Condition
Min
Typ
Max
Unit
See Figure 2
ILOAD = 0 mA
–5
—
+5
%
Line Regulation
VOUT(line)/V
DDP
See Figure 2
ILOAD = 50 mA
VDDP varies from 4.5 to 5.5 V
1
mV/V
Load Regulation
VOUT(load)/V
OUT
See Figure 2
ILOAD = 50 to 400 mA
0.1
%
ILOAD = 100 mA
See Figure 2
See Figure 3
100
mV p-p
See Figure 2
CIN = COUT = 0.1 μF in
parallel with 10 μF,
ILOAD = 0 A
2
%
Output Voltage Ripple
Si8824x, Si8834x
Si8844x, Si8864x
Turn-on overshoot
VOUT(start)
Continuous Output Current
Si8824x, Si8834x
5.0 V to 5.0 V
3.3 V to 3.3 V
3.3 V to 5.0 V
5.0 V to 3.3 V
Si8844x, Si8864x
24.0 to 5.0 V
24.0 to 3.0 V
ILOAD(max)
mA
See Figure 2
400
400
250
550
See Figure 3
1000
1500
Cycle-by-cycle average
current limit
Si8824x, Si8834x
ILIM
See Figure 2
Output short circuited
3
A
No Load Supply Current
IDDP
Si8824x, Si8834x
IDDPQ_DCDC3
See Figure 2
VDDP = VDDA = 5 V
30
mA
No Load Supply Current
IDDA
Si8824x, Si8834x
IDDAQ_DCDC4
See Figure 2
VDDP = VDDA = 5 V
5.7
mA
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
4
Preliminary Rev. 0.6
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Test Condition
No Load Supply Current
IDDP
Si8844x, Si8864x
IDDPQ_DCDC3
See Figure 3
VIN = 24 V
0.8
mA
No Load Supply Current
IDDA
Si8844x, Si8864x
IDDAQ_DCDC4
See Figure 3
VIN = 24 V
5.8
mA

See Figure 2, 3
Peak Efficiency
Si8824x, Si8834x
Si8844x, Si8864x
Min
Typ
Max
Unit
%
78
83
Voltage Regulator Reference Voltage
Si8844x, Si8864x
VREGA,
VREGB
VREG tempco
KTVREG
VREG input current
IREG
Soft Start Time, Full Load
Si8824x, Si8844x
Si8834x, Si8864x
tSST
Restart Delay from fault
event
tOTP
IREG = 600 µA
See Figure 30 for typical I–V
curve
350
See Figures 25 through 28 for
typical soft start times over
load conditions.
4.8
V
–0.43
mV/°C
—
950
µA
ms
25
50
21
s
Digital Isolator
VDD Undervoltage
Threshold
VDDUV+
VDDA, VDDB rising
2.7
V
VDD Undervoltage
Threshold
VDDUV–
VDDA, VDDB falling
2.6
V
VDD Undervoltage
Hysteresis
VDDHYS
100
mV
1.67
V
Positive-Going Input
Threshold
VT+
All inputs rising
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
Preliminary Rev. 0.6
5
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Test Condition
Negative-Going Input
Threshold
VT–
All inputs falling
Input Hysteresis
VHYS
Min
Typ
Max
Unit
1.23
V
0.44
V
High Level Input Voltage
VIH
2.0
—
—
V
Low Level Input Voltage
VIL
—
—
0.8
V
High Level Output Voltage
VOH
loh = –4 mA
VDDA,
VDDB –
0.4
—
—
V
Low Level Output Voltage
VOL
lol = 4 mA
—
—
0.4
V
Input Leakage Current
IL
—
—
±10
µA
Output Impedance
ZO
—
50
—

Supply Current, CLOAD = 15 pF
DC, VDDx = 3.3 V ± 10%
Si88x40
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
12.9
5.4
5.1
5.3
mA
Si88x41
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
10.9
6.8
5.6
5.1
mA
Si88x42
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
9.7
7.8
5.9
4.3
mA
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
6
Preliminary Rev. 0.6
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Test Condition
Min
Typ
Si88x43
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
8.5
9.3
6.5
3.9
Si88x44
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
6.6
10.6
6.5
3.6
Max
Unit
mA
mA
1 Mbps, VDDx = 3.3 V ± 10% (All Inputs = 500 kHz Square Wave, CLOAD = 15 pF)
mA
Si88x40
VDDA
VDDB
—
—
8.9
5.4
Si88x41
VDDA
VDDB
—
—
8.3
6.0
mA
mA
Si88x42
VDDA
VDDB
—
—
7.9
6.1
Si88x43
VDDA
VDDB
—
—
7.6
6.7
Si88x44
VDDA
VDDB
—
—
6.7
7.1
mA
mA
100 Mbps, VDDx = 3.3 V ± 10% (All Inputs = 50 MHz Square Wave, CLOAD = 15 pF)
mA
Si88x40
VDDA
VDDB
—
—
8.7
19.2
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
Preliminary Rev. 0.6
7
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Test Condition
Si88x41
VDDA
VDDB
Min
Typ
—
—
12.7
16.6
Max
Unit
mA
Si88x42
VDDA
VDDB
—
—
15.6
13.6
Si88x43
VDDA
VDDB
—
—
18.7
11.0
Si88x44
VDDA
VDDB
—
—
21.6
6.9
mA
mA
mA
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
8
Preliminary Rev. 0.6
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Si88x40
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
13.1
5.6
5.2
5.4
mA
Si88x41
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
11.1
6.9
5.7
5.2
mA
Si88x42
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
10.1
7.9
6.2
4.4
mA
Si88x43
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
8.6
9.2
6.6
3.9
mA
Si88x44
VDDA
VDDB
VDDA
VDDB
All inputs = 0
All inputs = 0
All inputs = 1
All inputs = 1
—
—
—
—
6.8
11.0
6.7
3.8
mA
DC, VDDx = 5 V ± 10%
1 Mbps, VDDx = 5 V ± 10% (All Inputs = 500 kHz Square Wave, CLOAD = 15 pF)
mA
Si88x40
VDDA
VDDB
—
—
9.1
5.8
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
Preliminary Rev. 0.6
9
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Test Condition
Si88x41
VDDA
VDDB
Min
Typ
—
—
8.4
6.3
Max
Unit
mA
Si88x42
VDDA
VDDB
—
—
8.2
6.2
Si88x43
VDDA
VDDB
—
—
7.8
6.7
Si88x44
VDDA
VDDB
—
—
6.9
7.4
mA
mA
mA
100 Mbps, VDDx = 5 V ± 10% (All Inputs = 50 MHz Square Wave, CLOAD = 15 pF)
mA
Si88x40
VDDA
VDDB
—
—
8.2
26.2
Si88x41
VDDA
VDDB
—
—
14.7
22.0
Si88x42
VDDA
VDDB
—
—
18.9
16.5
Si88x43
VDDA
VDDB
—
—
24.0
11.7
mA
mA
mA
mA
Si88x44
VDDA
VDDB
28.1
6.6
Timing Characteristics
Data Rate
0
—
100
Mbps
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
10
Preliminary Rev. 0.6
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
Symbol
Test Condition
Minimum Pulse Width
Min
Typ
Max
Unit
10
—
—
ns
Propagation Delay
tPHL
See Figure 1
VDDx = 3.3 V
—
17.8
—
ns
Propagation Delay
tPLH
See Figure 1
VDDx = 3.3 V
—
14.5
—
ns
Propagation Delay
tPHL
See Figure 1
VDDx = 5.0 V
—
17.5
—
ns
Propagation Delay
tPLH
See Figure 1
VDDx = 5.0 V
—
12.6
—
ns
Pulse Width Distortion
|tPLH – tPHL|
PWD
See Figure 1
VDDx = 3.3 V
—
3.4
—
ns
Pulse Width Distortion
|tPLH – tPHL|
PWD
See Figure 1
VDDx = 5.0 V
—
4.8
—
ns
tPSK(P-P)
—
2.0
—
ns
tPSK
—
1.0
—
ns
Propagation Delay Skew6
Channel-Channel Skew
Output Rise Time
tr
CLOAD = 15 pF
—
2.5
—
ns
Output Fall Time
tf
CLOAD = 15 pF
—
2.5
—
ns
CMTI
VI = VDDx or 0 V
VCM = 1500 V
See Figure 4
40
100
—
kV/µs
—
55
—
µs
Common Mode
Transient Immunity
Startup Time7
tSU
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
Preliminary Rev. 0.6
11
Si88x4x
1.4 V
Typical
Input
tPLH
tPHL
90%
90%
10%
10%
1.4 V
Typical
Output
tr
tf
Figure 1. Propagation Delay Timing for Digital Channels
IIN
C1
D1
T1
+
VIN
_
R4 DB2440100L
100
10 µF
C2
C3
10 µF
10 µF
C5
100 pF
+
VOUT
_
UTB02185S
IDDB
U1
IDDP
VSW
VDDB
VDDP
R1
49.9 k
IDDA
SH
ISOLATION
VDDA
VSNS
COMP
R3
49.9 k
R2
13.3 k
C4
GNDA
GNDP
1.5 nF
GNDB
Figure 2. Measurement Circuit for Converter Efficiency and Regulation for Si882xx, Si883xx
12
Preliminary Rev. 0.6
Si88x4x
IIN
IDDP
+
V
C2
IN
10 µF
_
R8 SBRT5A50SA
27.4
R9
82
IDDA
ILOAD
D1
T1
C3
22 µF
C7
C6
100 pF
68 pF
+
VOUT
_
UTB02205S
IDDB
U2
Q1
FDT3612
ESW
VDDB
RSNS
R1
49.9 k
R5
0.1
R7
19.6 k
VSNS
Q2
MMBT2222LT1
C5
VREG
0.1 µF
VDDA
C8
10 µF
ISOLATION
GNDP
COMP
R3
100 k
R2
13.3 k
C4
1.5 nF
GNDB
SS
SH_FC
C1
R6
18 k
0.22 µF
GNDA
Figure 3. Measurement Circuit for Converter Efficiency and Regulation for Si884xx, Si886xx
Si8824x
VSW
VDDB
VDDP/VDDA
Isolated
Supply
+
_
Forward
Channel
Input
Forward
Channel
Ouput
Reverse
Channel
Output
Reverse
Channel
Input
GNDA
GNDB
DC-DC Output
Powers B-side
Referenced to
Earth Ground
Oscilloscope
Reverse
Channel
Measured by
Forward
Channel in
Loopback
High Voltage
Differential
Probe
High Voltage Transient Generator
Figure 4. Common-Mode Transient Immunity Test Circuit
Preliminary Rev. 0.6
13
Si88x4x
Table 3. Regulatory Information1,2
CSA
The Si88xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
VDE
The Si88xx is certified according to VDE 0884-10. For more details, see File 5006301-4880-0001.
VDE 0884-10: Up to 891 Vpeak for basic insulation working voltage.
UL
The Si88xx is certified under UL1577 component recognition program. For more details, see File E257455.
Rated up to 5000 VRMS isolation voltage for basic protection.
CQC
The Si88xx is certified under GB4943.1-2011.
Rated up to 600 VRMS reinforced insulation working voltage; up to 1000 VRMS basic insulation working voltage.
Notes:
1. Regulatory Certifications apply to 5 kVRMS rated devices which are production tested to 6.0 kVRMS for 1 sec.
2. All certifications are pending.
14
Preliminary Rev. 0.6
Si88x4x
Table 4. Insulation and Safety-Related Specifications
Parameter
Symbol
Test Condition
Value
Unit
WB SOIC-20
WB SOIC-24
Nominal Air Gap (Clearance)
L(1O1)
8.01
mm
Nominal External Tracking (Creepage)
L(1O2)
8.01
mm
0.014
mm
600
V
Minimum Internal Gap
(Internal Clearance)
Tracking Resistance (Proof Tracking Index)
PTI
Erosion Depth
ED
0.019
mm
Resistance (Input-Output)2
RIO
1012

Capacitance (Input-Output)2
CIO
1.4
pF
4.0
pF
Input Capacitance
3
IEC60112
f = 1 MHz
CI
Notes:
1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and
creepage limits as 8.5 mm minimum for the WB SOIC-20 and WB SOIC-24 packages. UL does not impose a clearance
and creepage minimum for component-level certifications. CSA certifies the clearance and creepage limits as 7.6 mm
minimum for the WB SOIC-20 and WB SOIC-24 packages.
2. To determine resistance and capacitance, the Si88xx is converted into a 2-terminal device. Pins 1–8 are shorted
together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are
then measured between these two terminals.
3. Measured from input to ground.
Table 5. IEC 60664-1 (VDE 0884-10) Ratings
Parameter
Test Condition
Specification
WB SOIC-20
WB SOIC-24
Basic Isolation Group
Installation Classification
Material Group
I
Rate Mains Voltages <150 VRMS
I–IV
Rate Mains Voltages <300 VRMS
I–IV
Rate Mains Voltages <400 VRMS
I–III
Rate Mains Voltages <600 VRMS
I–III
Preliminary Rev. 0.6
15
Si88x4x
Table 6. VDE 0884-10 Insulation Characteristics*
Parameter
Symbol
Test Condition
Characteristic
Unit
WB SOIC-20
WB SOIC-24
Maximum Working
Insulation Voltage
Input to Output Test Voltage
VIORM
VPR
Method b1
(VIORM x 1.875 = VPR, 100%
891
V peak
1671
V peak
6000
V peak
Production Test,
tm = 1 sec,
Partial Discharge < 5 pC)
Transient Overvoltage
VIOTM
t = 60 sec
Pollution Degree
(DIN VDE 0110, Table 1)
Insulation Resistance at TS,
VIO = 500 V
2
>109
RS

*Note: Maintenance of the safety data is ensured by protective circuits. The Si88xx provides a climate classification of
40/125/21.
Table 7. IEC Safety Limiting Values*
Parameter
Symbol
Case Temperature
TS
Safety Input Current
IS
Device Power Dissipation
PD
Test Condition
JA = 55 °C/W (WB SOIC-20),
VDDA = 5.5 V,
TJ = 150 °C, TA = 25 °C
WB SOIC-20
Unit
150
°C
413
mA
2.27
W
*Note: Maximum value allowed in the event of a failure. Refer to the thermal derating curve in Figure 3.
16
Preliminary Rev. 0.6
Si88x4x
Table 8. Thermal Characteristics
Parameter
IC Junction-to-Air Thermal Resistance
Symbol
WB SOIC-20
Unit
JA
55
°C/W
700
Safetylimitcurrent,mA
3.6V
631
600
5.5V
500
413
400
300
200
100
0
0
20
40
60
80
100
120
140
160
Temperature oC
Figure 5. WB SOIC-20 Thermal Derating Curve*
*Note: Values are not final and are subject to change. Dependence of Safety Limiting Values with Case Temperature per VDE
0884-10.
Preliminary Rev. 0.6
17
Si88x4x
Table 9. Absolute Maximum Ratings1,2
Parameter
Symbol
Min
Max
Unit
Storage Temperature
TSTG
–65
+150
°C
Junction Temperature
TJ
—
+150
°C
Input-side Supply Voltage
VDDA
VDDP
–0.6
6.0
V
Output supply
VDDB
–0.6
6.0
V
VIN
–0.5
VDD + 0.5
V
10
mA
—
1
mA
—
260
°C
HBM
—
4
kV
CDM
—
2
kV
—
6500
VRMS
Voltage on any Pin with respect to Ground
Output Drive Current per Channel
IO
Input Current for VREGA, VREGB
IREG
Lead Solder Temperature (10 s)
ESD per AEC-Q100
Maximum Isolation (Input to Output) (1 sec)
WB SOIC-20, WB SOIC-24
Notes:
1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be
restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
2. VDE certifies storage temperature from –40 to 150 °C.
18
Preliminary Rev. 0.6
Si88x4x
2. Functional Description
2.1. Theory of Operation
The Si88xx family of products is capable of transmitting and receiving digital data signals from an isolated power
domain to a local system power domain with up to 5 kV of isolation. Each part has four unidirectional digital
isolation channels. In addition, Si88xx products include an integrated controller and switches for a dc-dc converter
which regulates output voltage by sensing it on the isolated side.
2.2. Digital Isolation
The operation of an Si88xx digital channel is analogous to that of a digital buffer, except an RF carrier transmits
data across the isolation barrier. This simple architecture provides a robust isolated data path and requires no
special considerations or initialization at start-up. A simplified block diagram for a single Si88xx channel is shown in
Figure 6.
Transmitter
Receiver
RF
OSCILLATOR
A
MODULATOR
SemiconductorBased Isolation
Barrier
DEMODULATOR
B
Figure 6. Simplified Si88xx Channel Diagram
A channel consists of an RF Transmitter and RF Receiver separated by a silicon dioxide capacitive isolation
barrier. In the transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The
receiver contains a demodulator that decodes the input state according to its RF energy content and applies the
result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it
provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See
Figure 7 for more details.
Input Signal
Modulation Signal
Output Signal
Figure 7. Modulation Scheme
Preliminary Rev. 0.6
19
Si88x4x
2.3. DC-DC Converter Application Information
The Si88xx isolated dc-dc converter is based on a modified fly-back topology and uses an external transformer and
Schottky rectifying diode for low cost and high operating efficiency. The PWM controller operates in closed-loop,
peak current mode control and generates isolated output voltages with 2 W average output power at 5.0 V. Options
are available for 24 Vdc input or output operation and externally configured switching frequency.
The dc-dc controller modulates a pair of internal primary-side power switches (see Figure 8) to generate an
isolated voltage at external diode D1 cathode. Closed-loop feedback is provided by a compensated error amplifier,
which compares the voltage at the VSNS pin to an internal voltage reference. The resulting error voltage is fed
back through the isolation barrier via an internal feedback path to the controller, thus completing the control loop.
For higher input supply voltages than 5 V, an external FET Q2 is modulated by a driver pin ESW as shown in (see
Figure 9). A shunt resistor based voltage sense pin RSN provides current sensing capability to the controller.
Additional features include an externally-triggered shutdown of the converter functionality using the SH pin and a
programmable soft start configured by a capacitor connected to the SS pin. The Si88xx can be used in low- or highvoltage configurations. These features and configurations are explained in more detail below.
2.3.1. Shutdown
This feature allows the operation of the dc-dc converter to be shut down when asserted high. This function is
provided by pin 6 (labeled “SH” on the Si882xx) and pin 7 (labeled “SH_FC” on the Si883xx and Si886xx). This
feature is not available on the Si884xx. Pin 6 or pin 7 provide the exact same functionality and shut down the dc-dc
converter when asserted high. For normal operation, pins 6 and 7 should be connected to ground.
2.3.2. Soft-Start
The dc-dc controller has an internal timer that controls the power conversion start-up to limit inrush current. There
is also the Soft Start option where users can program the soft start up by an external capacitor connected to the SS
pin. This feature is available on the Si883xx and the Si886xx.
2.3.3. Programmable Frequency
The frequency of the PWM modulator is set to a default of 250 kHz for Si882xx/4xx. Users can program their
desired frequency within a given band of 200 kHz to 800 kHz by controlling the time constant of an external RC
connected to the SH_FC and SS pins for Si883xx/6xx.
2.3.4. External Transformer Driver
The dc-dc controller has internal switches (VSW) for driving the transformer with up-to a 5.5 V voltage supply. For
higher voltages on the primary side, a driver output (ESW) is provided that can drive an external NMOS power
transistor for driving the transformer. When this configuration is used, a shunt resistor based voltage sense pin
(RSN) provides current sensing to the controller.
2.3.5. VREGA, VREGB
For supporting voltages greater than 5.5 V, an internal voltage regulator (VREGA, VREGB) needs to be used in
conjunction with an external NPN transistor, a resistor and a capacitor to provide regulated voltage to the IC.
2.3.6. Output Voltage Control
The isolated output voltage (VOUT) is sensed by a resistor divider that provides feedback to the controller through
the VSNS pin. The voltage error is encoded and transmitted back to the primary side controller across the isolation
barrier, which in turn changes the duty cycle of the transformer driver. The equation for VOUT is as follows:
VOUT = VSNS   1 + R1
-------- + R1  I OFFSET
R2
20
Preliminary Rev. 0.6
Si88x4x
2.3.7. Compensation
The dc-dc converter uses peak current mode control. The loop is compensated by connecting an external resistor
in series with a capacitor from the COMP pin to GNDB. The compensation resistance, RCOMP is fixed at 49.9 k
for Si882xx/3xx and 100 k for Si884xx/6xx to match internal resistance. Capacitance value is given by the
following equation, where fC is crossover frequency:
6
CCOMP = --------------------------------------------------------- 2    f C  RCOMP 
For more details on the calculations involved, please see “AN892: Design Guide for Isolated DC/DC Using the
Si882xx/883xx”.
2.3.8. Thermal Protection
A thermal shutdown circuit is included to protect the system from over-temperature events. The thermal shutdown
is activated at a junction temperature that prevents permanent damage from occurring.
2.3.9. Cycle Skipping
Cycle skipping is included to reduce switching power losses at light loads. This feature is transparent to the user
and is activated automatically at light loads. The product options with integrated power switches (Si882xx/3xx) may
never experience cycle skipping during operation even at light loads while the external power switch options
(Si884xx/6xx) are likely to have cycle skipping start at light loads.
Preliminary Rev. 0.6
21
Si88x4x
2.3.10. Low-Voltage Configuration
The low-voltage configuration is used for converting 3.0 V to 5.5 V. All product options of the Si882xx and Si883xx
are intended for this configuration.
An advantage of Si88xx devices over other converters that use this same topology is that the output voltage is
sensed on the secondary side without requiring additional optocouplers and support circuitry to bias those
optocouplers. This allows the dc-dc to operate with superior line and load regulation while reducing external
components and increasing lifetime reliability.
In a typical digital signal isolation application, the dc-dc powers the Si882xx and Si883xx VDDB as shown in
Figure 8. In addition to powering the isolated side of the dc-dc can deliver up to 2 W of power to other loads. The
dc-dc requires an input capacitor, C2, blocking capacitor, C1, transformer, T1, rectifying diode, D1, and an output
capacitor, C3. Resistors R1 and R2 divide the output voltage to match the internal reference of the error amplifier.
Type 1 loop compensation made by RCOMP and CCOMP are required at the COMP pin. Though it is not
necessary for normal operation, we recommend that a snubber be used to minimize radiated emissions. More
details can be found in “AN892: Design Guide for Isolated DC-DC Using the Si882xx/883xx”.
Vin
C1
T1
Vout
D1
C3
C2
R1
Si8832x
R2
VDDB
VDDA
UVLO
CMOS Isolation
VSW
UVLO
Power
FET
DC-DC
Controller
Power
FET
RFSW
SH_FC
Freq. Control
and Shutdown
SS
Soft Start
CSS
Rev. Digital
Channels
HVREG
Reference
VREG
Used in applications
where converter
output is > 5.5 V
VSNS
Error Amp
and
Compensation
COMP
Encoder
RCOMP
HF RX
HF TX
A1
HF TX
HF RX
B1
A2
HF TX
HF RX
B2
Figure 8. Si88xx Block Diagram: 3 V–5 V Input to 3 V–5 V Output
22
Preliminary Rev. 0.6
CCOMP
Fwd. Digital
Channels
Si88x4x
2.3.11. High-Voltage Configuration
The high-voltage configuration is used for converting up to 24 V to 3.3 V or 5.0 V. All product options of the
Si884xx and Si886xx are intended for this configuration.
Si884xx and Si886xx can be used for dc-dc applications that have primary side voltage greater than 5.5 V. The dcdc converter uses the isolated flyback topology. With this topology, the switch and sense resistor are external,
allowing higher switching voltages. Digital isolator supply VDDA of the Si884xx and Si886xx require a supply less
than or equal to 5.5 V. If a suitable supply is not available on the primary side, the VREGA voltage reference with
external NPN transistor can supply VDDA. This eliminates the need to design an additional linear regulator circuit.
Like the Si882xx and Si883xx, the output voltage is sensed on the secondary side without requiring additional
optocouplers and support circuitry to bias those optocouplers. This allows the dc-dc to operate with superior line
and load regulation.
Figure 9 shows the block diagram of an Si886xx with external components. Si886xx is different from the
Si882xx/883xx as it has externally-controlled switching frequency and soft start. The dc-dc requires input capacitor
C2, transformer T1, switch Q1, sense resistor R4, rectifying diode D1 and an output capacitor C3. To supply VDDA,
Q2 transistor is biased and filtered by R3 and C1. External frequency and soft start behavior is set by CSS and
RFSW. Resistors R1 and R2 divide the output voltage to match the internal reference of the error amplifier. Type 1
loop compensation made by RCOMP and CCOMP are required at the COMP pin. Though it is not necessary for
normal operation, we recommend to use a snubber, to minimize high-frequency emissions. For further details, see
“AN901: Design Guide for Isolated DC-DC Using the Si884xx/886xx”.
VOUT
T1
Vin
D1
C3
C2
Si8862x
R3
VREGA
Q2
VREG
Reference
VREG
Reference
VDDA
ESW
FET
Driver
UVLO
DC-DC Controller
CMOS Isolation
Q1
RSN
R4
GNDP
RFSW
Used in applications
where converter
output is > 5.5 V
VDDB
UVLO
C1
VREGB
Current
Sensing
FC_SH
Freq. Control
and Shutdown
SS
VSNS
R1
R2
Error Amp
and
Compensation
COMP
CCOMP
Soft Start
CSS
Rev. Digital
Channel
RCOMP
Encoder
HF RX
HF TX
A1
HF TX
HF RX
B1
A2
HF RX
HF TX
B2
Fwd. Digital
Channel
Figure 9. Si88xx Block Diagram: 24 V Input to 5 V Output
Preliminary Rev. 0.6
23
Si88x4x
2.4. Transformer Design
Table 10 provides a list of transformers and their parametric characteristics that have been validated to work with
Si882xx/3xx products (input voltage of 3 to 5 V) and Si884xx/Si886xx products (input voltage of 24 V). It is
recommended that users order the transformers from the vendors per the part numbers given below. Refer to
AN892 and AN901 for voltage translation applications not listed below.
To manufacture transformers from your preferred suppliers that may not be listed below, please specify to supplier
the parametric characteristics as specified in the table below for a given input voltage and isolation rating.
Table 10. Transformer Specifications
Transformer
Supplier
Ordering Part #
Turns
Ratio
Leakage
Inductance
Primary
Inductance
Primary
Resistance
Isolation
Rating
UMEC
TG-UTB02185s 3.0 – 5.5 V 4.0:1
www.umec-usa.com
105 nH max
2 µH ± 5%
0.05  max
2.5 kVrms
3.0:1
800 nH max
25 µH ± 5% 0.135  max
2.5 kVrms
3.0 – 5.5 V 4.0:1
60 nH max
2 µH ± 10% 0.036  max
2.5 kVrms
TG-UTB02205s
Coilcraft
www.coilcraft.com
24
TA7608-AL
Input
Voltage
24 V
Preliminary Rev. 0.6
Si88x4x
3. Digital Isolator Device Operation
Table 11. Si88xx Logic Operation
VI Input
VDDI1,2,3,4
VDDO1,2,3,4
VO Output
H
P
P
H
L
P
P
L
X
UP
P
L4
H4
X
P
UP
Undetermined
Comments
Normal operation.
Upon transition of VDDI from unpowered to powered, VO returns to the
same state as VI.
Upon transition of VDDO from
unpowered to powered, VO returns
to the same state as VI.
Notes:
1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals.
2. P = powered; UP = unpowered.
3. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current. This
situation should be avoided. We recommend that I/O's not be driven high when primary side supply is turned off or
when in dc-dc shutdown mode.
4. See "5. Ordering Guide" on page 38 for details. This is the selectable fail-safe operating mode (ordering option). When
VDDB is powered via the primary side and the integrated dc-dc, the default outputs are undetermined as secondary
side power is not available when primary side power shuts off.
3.1. Device Startup
Outputs are held low during power up until VDDx is above the UVLO threshold for time period tSU. Following this,
the outputs follow the states of inputs.
3.2. Undervoltage Lockout
Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or
when VDDx is below its specified operating circuits range. Both Side A and Side B each have their own
undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A
unconditionally enters UVLO when VDDA falls below VDDUV– and exits UVLO when VDDA rises above VDDUV+.
Side B operates the same as Side A with respect to its VDD supply.
3.3. Layout Recommendations
To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 VAC) must be physically
separated from the safety extra-low voltage circuits (SELV is a circuit with <30 VAC) by a certain distance
(creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those
creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating
(commonly referred to as working voltage protection). Table 4 and Table 6 detail the working voltage and
creepage/clearance capabilities of the Si88xx. These tables also detail the component standards (UL1577,
VDE0884-10, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system
specifications requirements. Refer to the end-system specification (61010-1, 60950-1, 60601-1, etc.) requirements
before starting any design that uses a digital isolator.
Preliminary Rev. 0.6
25
Si88x4x
3.3.1. Supply Bypass
The Si88xx family requires a 0.1 µF bypass capacitor between all VDDx and their associated GNDx. The capacitor
should be placed as close as possible to the package. To enhance the robustness of a design, the user may also
include resistors (50–300  ) in series with the inputs and outputs if the system is excessively noisy.
3.3.2. Output Pin Termination
The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination
of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving
high-impedance terminated PCB traces, output pins should be source-terminated to minimize reflections.
3.4. Fail-Safe Operating Mode
Si88xx devices feature a selectable (by ordering option) mode whereby the default output state (when the input
supply is unpowered) can either be a logic high or logic low when the output supply is powered. See Table 11 and
Table 13 for more information.
26
Preliminary Rev. 0.6
Si88x4x
3.5. Typical Performance Characteristics
The typical performance characteristics are for information only. Refer to Table 2 for specification limits. The data
below is for all channels switching.
30
30
5V
25
5V
25
3.3V
3.3V
20
IddB(mA)
IddA(mA)
20
15
15
10
10
5
5
0
0
0
20
40
60
80
100
0
20
DataRate(Mbps)
Figure 10. Si88240 Typical VDDA Supply Current
vs. Data Rate (5 and 3.3 V Operation)
80
100
30
5V
5V
3.3V
25
25
20
3.3V
20
IddB(mA)
IddA(mA)
60
Figure 11. Si88240 Typical VDDB Supply Current
vs. Data Rate (5 and 3.3 V Operation)
30
15
15
10
10
5
5
0
0
0
20
40
60
80
0
100
20
40
60
80
100
DataRate(Mbps)
DataRate(Mbps)
Figure 12. Si88241 Typical VDDA Supply Current
vs. Data Rate (5 and 3.3 V Operation)
Figure 13. Si88241 Typical VDDB Supply Current
vs. Data Rate (5 and 3.3 V Operation)
30
30
5V
25
5V
25
3.3V
20
3.3V
20
IddB(mA)
IddA(mA)
40
DataRate(Mbps)
15
10
5
15
10
5
0
0
0
20
40
60
80
100
0
DataRate(Mbps)
20
40
60
80
100
DataRate(Mbps)
Figure 14. Si88242 Typical VDDA Supply Current
vs. Data Rate (5 and 3.3 V Operation)
Figure 15. Si88242 Typical VDDB Supply Current
vs. Data Rate (5 and 3.3 V Operation)
Preliminary Rev. 0.6
27
Si88x4x
30
30
5V
5V
25
25
3.3V
IddB(mA)
20
IddA(mA)
3.3V
20
15
15
10
10
5
5
0
0
0
20
40
60
80
0
100
20
Figure 16. Si88243 Typical VDDA Supply Current
vs. Data Rate (5 and 3.3 V Operation)
80
100
30
5V
5V
25
25
3.3V
3.3V
20
IddB(mA)
20
IddA(mA)
60
Figure 17. Si88243 Typical VDDB Supply Current
vs. Data Rate (5 and 3.3 V Operation)
30
15
15
10
10
5
5
0
0
0
20
40
60
80
0
100
20
40
60
80
100
DataRate(Mbps)
DataRate(Mbps)
Figure 18. Si88244 Typical VDDA Supply Current
vs. Data Rate (5 and 3.3 V Operation)
28
40
DataRate(Mbps)
DataRate(Mbps)
Figure 19. Si88244 Typical VDDB Supply Current
vs. Data Rate (5 and 3.3 V Operation)
Preliminary Rev. 0.6
Si88x4x
20.0
19.0
tpLH3.3V
tpHL3.3V
tpLH5.0V
tpHL5.0V
Propagationdelay,ns
18.0
17.0
16.0
15.0
14.0
13.0
12.0
11.0
10.0
Ͳ40C
+25C
+125C
Temperature
Figure 20. Propagation Delay vs. Temperature
Preliminary Rev. 0.6
29
80
80
70
70
60
60
50
50
Efficiency(%)
Efficiency(%)
Si88x4x
40
30
20
40
30
20
25C
125C
25C
10
Ͳ40C
Ͳ40C
0
0
0
50
100
150
200
250
300
350
400
450
0
50
100
150
ILOAD(mA)
250
300
Figure 22. Efficiency vs. Load Current over
Temperature (3.3 to 5.0 V)
80
80
70
70
60
60
50
50
Efficiency(%)
Efficiency(%)
200
ILOAD (mA)
Figure 21. Efficiency vs. Load Current over
Temperature (3.3 to 3.3 V)
40
30
20
40
30
20
25C
125C
25C
10
125C
10
Ͳ40C
Ͳ40C
0
0
0
100
200
300
400
500
600
0
ILOAD(mA)
100
200
300
400
500
ILOAD(mA)
Figure 23. Efficiency vs. Load Current over
Temperature (5.0 to 3.3 V)
30
125C
10
Figure 24. Efficiency vs. Load Current over
Temperature (5.0 to 5.0 V)
Preliminary Rev. 0.6
Si88x4x
V: 1V/div
H: 2ms/div
V: 1V/div
H: 2ms/div
Figure 25. 5 V–5 V VOUT Startup vs.Time
(No Load)
V: 1V/div
H: 2ms/div
Figure 26. 5 V–5 V VOUT Startup vs.Time
(10 mA Load Current)
V: 1V/div
V: 1V/div
H: 2ms/div
H: 5ms/div
Figure 27. 5 V–5 V VOUT Startup vs.Time
(50 mA Load Current)
Figure 28. 5 V–5 V VOUT Startup vs.Time
(400 mA Load Current)
Preliminary Rev. 0.6
31
Si88x4x
Figure 29. 5 V–5 V VOUT Load Transient Response, 10% to 90% Load
5.00
4.80
Voltage,V
4.60
4.40
4.20
4.00
3.80
Current,PA
Figure 30. Typical I-V Curve for VREGA/B
32
Preliminary Rev. 0.6
Si88x4x
4. Pin Descriptions
20
GNDB
GNDP
1
20
GNDB
VSW
2
19
VDDB
VSW
2
19
VDDB
VDDP
3
18
DNC
VDDP
3
18
DNC
VDDA
4
17
NC
VDDA
4
17
NC
GNDA
5
16
VSNS
GNDA
5
16
VSNS
SH
6
15
COMP
SH
6
15
COMP
A1
7
HF
XMTR
HF
RCVR
14
B1
A1
7
HF
XMTR
HF
RCVR
14
B1
A2
8
HF
XMTR
HF
RCVR
13
B2
A2
8
HF
XMTR
HF
RCVR
13
B2
A3
9
HF
XMTR
HF
RCVR
12
B3
A3
9
HF
XMTR
HF
RCVR
12
B3
11
B4
A4 10
HF
RCVR
HF
XMTR
11
B4
A4 10
HF
XMTR
HF
RCVR
Isolation Barrier
1
Isolation Barrier
GNDP
Si88241
Si88240
20
GNDB
GNDP
1
20
GNDB
VSW
2
19
VDDB
VSW
2
19
VDDB
VDDP
3
18
DNC
VDDP
3
18
DNC
VDDA
4
17
NC
VDDA
4
17
NC
GNDA
5
16
VSNS
GNDA
5
16
VSNS
SH
6
15
COMP
SH
6
15
COMP
A1
7
14
B1
A1
7
HF
XMTR
HF
RCVR
14
B1
HF
XMTR
13
B2
HF
XMTR
HF
RCVR
Isolation Barrier
1
Isolation Barrier
GNDP
A2
8
HF
XMTR
HF
RCVR
13
B2
A2
8
HF
RCVR
A3
9
HF
RCVR
HF
XMTR
12
B3
A3
9
HF
RCVR
HF
XMTR
12
B3
11
B4
A4 10
HF
RCVR
HF
XMTR
11
B4
HF
RCVR
HF
XMTR
Si88243
Si88242
GNDP
1
20
GNDB
VSW
2
19
VDDB
VDDP
3
18
DNC
VDDA
4
17
NC
GNDA
5
16
VSNS
SH
6
15
COMP
A1
7
HF
RCVR
HF
XMTR
14
B1
A2
8
HF
RCVR
HF
XMTR
13
B2
A3
9
HF
RCVR
HF
XMTR
12
B3
HF
RCVR
HF
XMTR
11
B4
A4 10
Isolation Barrier
A4 10
Si88244
Figure 31. Si8824x Pin Configurations
Preliminary Rev. 0.6
33
Si88x4x
24
GNDB
GNDP
1
24
GNDB
VSW
2
23
VDDB
VSW
2
23
VDDB
22
DNC
VDDP
3
22
DNC
21
NC
VDDA
4
21
NC
20
VSNS
GNDA
5
20
VSNS
19
COMP
NC
6
19
COMP
18
NC
SH_FC
7
18
NC
17
NC
SS
8
VDDP
3
VDDA
4
GNDA
5
NC
6
SH_FC
7
SS
8
A1
17
NC
9
HF
XMTR
HF
RCVR
16
B1
A2
10
HF
XMTR
HF
RCVR
15
B2
A3
11
HF
XMTR
HF
RCVR
14
B3
12
HF
RCVR
HF
XMTR
13
B4
9
HF
XMTR
HF
RCVR
16
B1
A1
A2
10
HF
XMTR
HF
RCVR
15
B2
A3
11
HF
XMTR
HF
RCVR
14
B3
12
HF
XMTR
HF
RCVR
13
B4
A4
A4
Isolation Barrier
1
Isolation Barrier
GNDP
Si88340
Si88341
24
GNDB
GNDP
1
24
GNDB
VSW
2
23
VDDB
VSW
2
23
VDDB
22
DNC
VDDP
3
22
DNC
21
NC
VDDA
4
21
NC
20
VSNS
GNDA
5
20
VSNS
19
COMP
NC
6
19
COMP
18
NC
SH_FC
7
18
NC
17
NC
SS
8
VDDP
3
VDDA
4
GNDA
5
NC
6
SH_FC
7
SS
8
17
NC
9
HF
XMTR
HF
RCVR
16
B1
A2
10
HF
RCVR
HF
XMTR
15
B2
A3
11
HF
RCVR
HF
XMTR
14
B3
12
HF
RCVR
HF
XMTR
13
B4
9
HF
XMTR
HF
RCVR
16
B1
A1
A2
10
HF
XMTR
HF
RCVR
15
B2
A3
11
HF
RCVR
HF
XMTR
14
B3
12
HF
RCVR
HF
XMTR
13
B4
A4
A1
A4
Isolation Barrier
1
Isolation Barrier
GNDP
Si88342
Si88343
1
24
GNDB
VSW
2
23
VDDB
VDDP
3
22
DNC
21
NC
20
VSNS
19
COMP
18
NC
17
NC
Isolation Barrier
GNDP
VDDA
4
GNDA
5
NC
6
SH_FC
7
SS
8
A1
9
HF
RCVR
HF
XMTR
16
B1
10
HF
RCVR
HF
XMTR
15
B2
A3
11
HF
RCVR
HF
XMTR
14
B3
A4
12
HF
RCVR
HF
XMTR
13
B4
A2
Si88344
Figure 32. Si8834x Pinout Diagrams
34
Preliminary Rev. 0.6
Si88x4x
20
GNDB
GNDP
1
20
GNDB
RSN
2
19
VDDB
RSN
2
19
VDDB
ESW
3
18
VREGB
ESW
3
18
VREGB
VDDA
4
17
NC
VDDA
4
17
NC
GNDA
5
16
VSNS
GNDA
5
16
VSNS
VREGA
6
15
COMP
VREGA
6
15
COMP
A1
7
HF
XMTR
HF
RCVR
14
B1
A1
7
HF
XMTR
HF
RCVR
14
B1
A2
8
HF
XMTR
HF
RCVR
13
B2
A2
8
HF
XMTR
HF
RCVR
13
B2
A3
9
HF
XMTR
HF
RCVR
12
B3
A3
9
HF
XMTR
HF
RCVR
12
B3
HF
XMTR
HF
RCVR
11
B4
A4 10
HF
RCVR
HF
XMTR
11
B4
A4 10
Si88440
Isolation Barrier
1
Isolation Barrier
GNDP
Si88441
20
GNDB
GNDP
1
20
GNDB
RSN
2
19
VDDB
RSN
2
19
VDDB
ESW
3
18
VREGB
ESW
3
18
VREGB
VDDA
4
17
NC
VDDA
4
17
NC
GNDA
5
16
VSNS
GNDA
5
16
VSNS
VREGA
6
15
COMP
VREGA
6
15
COMP
HF
RCVR
14
B1
A1
7
HF
XMTR
HF
RCVR
14
B1
Isolation Barrier
1
Isolation Barrier
GNDP
A1
7
HF
XMTR
A2
8
HF
XMTR
HF
RCVR
13
B2
A2
8
HF
RCVR
HF
XMTR
13
B2
A3
9
HF
RCVR
HF
XMTR
12
B3
A3
9
HF
RCVR
HF
XMTR
12
B3
HF
RCVR
HF
XMTR
11 B4
HF
RCVR
HF
XMTR
11
B4
A4 10
Si88442
Si88443
GNDP
1
20
GNDB
RSN
2
19
VDDB
ESW
3
18
VREGB
VDDA
4
17
NC
GNDA
5
16
VSNS
VREGA
6
15
COMP
A1
7
HF
RCVR
HF
XMTR
14
B1
A2
8
HF
RCVR
HF
XMTR
13
B2
A3
9
HF
RCVR
HF
XMTR
12
B3
HF
RCVR
HF
XMTR
11
B4
A4 10
Isolation Barrier
A4 10
Si88444
Figure 33. Si8844x Pinout Diagrams
Preliminary Rev. 0.6
35
Si88x4x
24
GNDB
GNDP
1
24
GNDB
RSN
2
23
VDDB
RSN
2
23
VDDB
22
VREGB
22
VREGB
21
NC
21
NC
20
20
VSNS
19
19
COMP
18
NC
ESW
3
VDDA
4
GNDA
5
VREGA
6
SH_FC
7
SS
8
A1
ESW
3
VDDA
4
VSNS
GNDA
5
COMP
VREGA
6
18
NC
SH_FC
7
17
NC
SS
8
17
NC
9
HF
XMTR
HF
RCVR
16
B1
A2
10
HF
XMTR
HF
RCVR
15
B2
A3
11
HF
XMTR
HF
RCVR
14
B3
12
HF
RCVR
HF
XMTR
13
B4
9
HF
XMTR
HF
RCVR
16
B1
A1
A2
10
HF
XMTR
HF
RCVR
15
B2
A3
11
HF
XMTR
HF
RCVR
14
B3
12
HF
XMTR
HF
RCVR
13
B4
A4
A4
Isolation Barrier
1
Isolation Barrier
GNDP
Si88640
Si88641
24
GNDB
GNDP
1
24
GNDB
RSN
2
23
VDDB
RSN
2
23
VDDB
22
VREGB
22
VREGB
21
NC
21
NC
20
20
VSNS
19
19
COMP
18
NC
ESW
3
VDDA
4
GNDA
5
VREGA
6
SH_FC
7
SS
8
ESW
3
VDDA
4
VSNS
GNDA
5
COMP
VREGA
6
18
NC
SH_FC
7
17
NC
SS
8
17
NC
9
HF
XMTR
HF
RCVR
16
B1
A2
10
HF
RCVR
HF
XMTR
15
B2
A3
11
HF
RCVR
HF
XMTR
14
B3
12
HF
RCVR
HF
XMTR
13
B4
9
HF
XMTR
HF
RCVR
16
B1
A1
A2
10
HF
XMTR
HF
RCVR
15
B2
A3
11
HF
RCVR
HF
XMTR
14
B3
12
HF
RCVR
HF
XMTR
13
B4
A4
A1
A4
Isolation Barrier
1
Isolation Barrier
GNDP
Si88642
Si88643
GNDP
1
24
GNDB
2
23
VDDB
3
22
VREGB
21
NC
20
VSNS
19
COMP
18
NC
VDDA
4
GNDA
5
VREGA
6
SH_FC
7
SS
8
Isolation Barrier
RSN
ESW
17
NC
HF
XMTR
A1
9
HF
RCVR
16
B1
A2
10
HF
RCVR
HF
XMTR
15
B2
A3
11
HF
RCVR
HF
XMTR
14
B3
A4
12
HF
RCVR
HF
XMTR
13
B4
Si88644
Figure 34. Si8864x Pinout Diagrams
36
Preliminary Rev. 0.6
Si88x4x
Table 12. Si88x4x Pin Descriptions
Pin Name
Description
DC-DC Input Side
VDDP
Power stage primary power supply.
VREGA
Voltage reference output for external voltage regulator pin.
GNDP
Power stage ground.
ESW
Power stage external switch driver output.
VSW
Power stage internal switch output.
SS
Soft startup control.
SH, SH_FC
Shutdown and Switch frequency control.
RSN
Power stage current sense input.
DC-DC Output Side
VSNS
Power stage feedback input.
COMP
Power stage compensation.
VREGB
Voltage reference output for external voltage regulator pin.
DNC
Do not connect; leave open.
NC
No connect; this pin is not connected to the silicon.
Digital Isolator VDDA Side
VDDA
Primary side signal power supply.
A1–A4
I/O signal channel 1–4.
GNDA
Primary side signal ground.
Digital Isolator VDDB Side
VDDB
Secondary side signal power supply.
B1–B4
I/O signal channel 1–4.
GNDB
Secondary side signal ground.
Preliminary Rev. 0.6
37
Si88x4x
5. Ordering Guide
Table 13. Si88x4x Ordering Guide1,2,3,4
Part #
DC-DC
Shutdown
Soft Start
Control
Frequency
Control
External
Switch
Forward
Digital
Reverse
Digital
Package
Product Options Available Now
Si88240ED-IS
Y
N
N
N
4
0
WB SOIC-20
Si88241ED-IS
Y
N
N
N
3
1
WB SOIC-20
Si88242ED-IS
Y
N
N
N
2
2
WB SOIC-20
Si88243ED-IS
Y
N
N
N
1
3
WB SOIC-20
Si88244ED-IS
Y
N
N
N
0
4
WB SOIC-20
Contact Silicon Labs for Availability
Si88240BD-IS
Y
N
N
N
4
0
WB SOIC-20
Si88241BD-IS
Y
N
N
N
3
1
WB SOIC-20
Si88242BD-IS
Y
N
N
N
2
2
WB SOIC-20
Si88243BD-IS
Y
N
N
N
1
3
WB SOIC-20
Si88244BD-IS
Y
N
N
N
0
4
WB SOIC-20
Si88340ED-IS
Y
Y
Y
N
4
0
WB SOIC-24
Si88341ED-IS
Y
Y
Y
N
3
1
WB SOIC-24
Si88342ED-IS
Y
Y
Y
N
2
2
WB SOIC-24
Si88343ED-IS
Y
Y
Y
N
1
3
WB SOIC-24
Si88344ED-IS
Y
Y
Y
N
0
4
WB SOIC-24
Si88440ED-IS
N
N
N
Y
4
0
WB SOIC-20
Si88441ED-IS
N
N
N
Y
3
1
WB SOIC-20
Si88442ED-IS
N
N
N
Y
2
2
WB SOIC-20
Si88443ED-IS
N
N
N
Y
1
3
WB SOIC-20
Si88444ED-IS
N
N
N
Y
0
4
WB SOIC-20
Si88640ED-IS
Y
Y
Y
Y
4
0
WB SOIC-24
Si88641ED-IS
Y
Y
Y
Y
3
1
WB SOIC-24
Si88642ED-IS
Y
Y
Y
Y
2
2
WB SOIC-24
Si88643ED-IS
Y
Y
Y
Y
1
3
WB SOIC-24
Si88644ED-IS
Y
Y
Y
Y
0
4
WB SOIC-24
Notes:
1. All packages are RoHS-compliant with peak solder reflow temperatures of 260 °C according to the JEDEC industry
standard classifications.
2. “Si” and “SI” are used interchangeably.
3. AEC-Q100 qualified.
4. All Si88xxxEx product options are default output high on input power loss. All Si88xxxBx product options are default low.
See "3. Digital Isolator Device Operation" on page 25 for more details about default output behavior.
38
Preliminary Rev. 0.6
Si88x4x
6. Package Outline: 20-Pin Wide Body SOIC
Figure 35 illustrates the package details for the 20-pin wide-body SOIC package. Table 14 lists the values for the
dimensions shown in the illustration.
Figure 35. 20-Pin Wide Body SOIC
Preliminary Rev. 0.6
39
Si88x4x
Table 14. 20-Pin Wide Body SOIC Package Diagram Dimensions
Dimension
Min
Max
A
—
2.65
A1
0.10
0.30
A2
2.05
—
b
0.31
0.51
c
0.20
0.33
D
12.80 BSC
E
10.30 BSC
E1
7.50 BSC
e
1.27 BSC
L
0.40
1.27
h
0.25
0.75
θ
0°
8°
aaa
—
0.10
bbb
—
0.33
ccc
—
0.10
ddd
—
0.25
eee
—
0.10
fff
—
0.20
Notes:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Outline MS-013, Variation AC.
4. Recommended reflow profile per JEDEC J-STD-020C specification for small body,
lead-free components.
40
Preliminary Rev. 0.6
Si88x4x
7. Land Pattern: 20-Pin SOIC
Figure 36 illustrates the PCB land pattern details for the 20-pin SOIC package. Table 15 lists the values for the
dimensions shown in the illustration.
Figure 36. 20-Pin SOIC PCB Land Pattern
Table 15. 24-Pin SOIC PCB Land Pattern Dimensions
Dimension
mm
C1
9.40
E
1.27
X1
0.60
Y1
1.90
Notes:
1. This Land Pattern Design is based on IPC-7351 design guidelines for
Density Level B (Median Land Protrusion).
2. All feature sizes shown are at Maximum Material Condition (MMC), and a
card fabrication tolerance of 0.05 mm is assumed.
Preliminary Rev. 0.6
41
Si88x4x
8. Package Outline: 24-Pin Wide Body SOIC
Figure 37 illustrates the package details for the 24-pin wide-body SOIC package. Table 16 lists the values for the
dimensions shown in the illustration.
Figure 37. 24-Pin Wide Body SOIC
42
Preliminary Rev. 0.6
Si88x4x
Table 16. 24-Pin Wide Body SOIC Package Diagram Dimensions
Dimension
Min
Max
A
—
2.65
A1
0.10
0.30
A2
2.05
—
b
0.31
0.51
c
0.20
0.33
D
15.40 BSC
E
10.30 BSC
E1
7.50 BSC
e
1.27 BSC
L
0.40
1.27
h
0.25
0.75
θ
0°
8°
aaa
—
0.10
bbb
—
0.33
ccc
—
0.10
ddd
—
0.25
eee
—
0.10
fff
—
0.20
Notes:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Outline MS-013, Variation AD.
4. Recommended reflow profile per JEDEC J-STD-020 specification for small body,
lead-free components.
Preliminary Rev. 0.6
43
Si88x4x
9. Land Pattern: 24-Pin SOIC
Figure 38 illustrates the PCB land pattern details for the 24-pin SOIC package. Table 17 lists the values for the
dimensions shown in the illustration.
Figure 38. 24-Pin SOIC PCB Land Pattern
Table 17. 24-Pin SOIC PCB Land Pattern Dimensions
Dimension
mm
C1
9.40
E
1.27
X1
0.60
Y1
1.90
Notes:
1. This Land Pattern Design is based on IPC-7351 design guidelines for
Density Level B (Median Land Protrusion).
2. All feature sizes shown are at Maximum Material Condition (MMC), and a
card fabrication tolerance of 0.05 mm is assumed.
44
Preliminary Rev. 0.6
Si88x4x
10. Top Markings
10.1. Si88x4x Top Marking (20-Pin Wide Body SOIC)
10.2. Top Marking Explanation (20-Pin Wide Body SOIC)
Line 1 Marking:
Base Part Number
Ordering Options
Line 2 Marking:
YY = Year
WW = Workweek
Assigned by the Assembly House. Corresponds to the
year and workweek of the mold date.
TTTTTT = Mfg Code
Manufacturing Code from Assembly Purchase Order
form.
Circle = 1.5 mm Diameter
(Center Justified)
“e4” Pb-Free Symbol
Country of Origin
ISO Code Abbreviation
TW = Taiwan
Line 3 Marking:
Si88x4 = 5 kV rated 4 channel digital isolator with dc-dc
converter
X = 2, 4
2 = dc-dc shutdown
See Ordering Guide for more
information.
4 = External FET
Y = Number of reverse channels
Z = E, B
E = default high
B = default low
R=D
D = 5 kVrms isolation rating
Preliminary Rev. 0.6
45
Si88x4x
10.3. Si88x4x Top Marking (24-Pin Wide Body SOIC)
10.4. Top Marking Explanation (24-Pin Wide Body SOIC)
Line 1 Marking:
Base Part Number
Ordering Options
Line 2 Marking:
YY = Year
WW = Workweek
Assigned by the Assembly House. Corresponds to the
year and workweek of the mold date.
TTTTTT = Mfg Code
Manufacturing Code from Assembly Purchase Order
form.
Circle = 1.5 mm Diameter
(Center Justified)
“e4” Pb-Free Symbol
Country of Origin
ISO Code Abbreviation
TW = Taiwan
Line 3 Marking:
46
Si88x4 = 5kV rated 4 channel digital isolator with dc-dc
converter
X = 3, 6
3 = Full-featured dc-dc with internal FET
See Ordering Guide for more
information.
6 = Full-featured dc-dc with external FET
Y = Number of reverse channels
Z = E, B
E = default high
B = default low
R=D
D = 5 kVrms isolation rating
Preliminary Rev. 0.6
Si88x4x
DOCUMENT CHANGE LIST
Revision 0.5 to Revision 0.6

Reformatted figures.
Corrected typos.
 Added text for clarity.

Preliminary Rev. 0.6
47
Si88x4x
CONTACT INFORMATION
Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Please visit the Silicon Labs Technical Support web page:
https://www.silabs.com/support/pages/contacttechnicalsupport.aspx
and register to submit a technical support request.
Patent Notice
Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.
The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice.
Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from
the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any
liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation
consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where
personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized
application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.
Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.
48
Preliminary Rev. 0.6