plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body 6 x 6 x 0.85 mm

QF
N4
0
HV
SOT618-1
plastic thermal enhanced very thin quad flat package; no
leads; 40 terminals; body 6 x 6 x 0.85 mm
8 June 2016
Package information
1. Package summary
Terminal position code
Q (quad)
Package type descriptive code
HVQFN40
Package type industry code
HVQFN40
Package style descriptive code
HVQFN (thermal enhanced very thin quad
flatpack; no leads)
Package body material type
P (plastic)
JEDEC package outline code
MO-220
Mounting method type
S (surface mount)
Issue date
22-10-2002
Table 1. Package summary
Symbol
Parameter
Min
Typ
Nom
Max
Unit
D
package length
5.9
-
6
6.1
mm
E
package width
5.9
-
6
6.1
mm
A
seated height
-
-
0.85
1
mm
A2
package height
-
-
-
-
e
nominal pitch
-
-
0.5
-
n2
actual quantity of termination
-
-
40
-
mm
SOT618-1
NXP Semiconductors
plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body 6 x 6 x 0.85 mm
2. Package outline
HVQFN40: plastic thermal enhanced very thin quad flat package; no leads;
40 terminals; body 6 x 6 x 0.85 mm
B
D
SOT618-1
A
terminal 1
index area
A
A1
E
c
detail X
e1
e
1/2 e b
11
L
v
w
20
C
C A B
C
y1 C
y
21
10
e
Eh
e2
1/2 e
1
30
terminal 1
index area
40
31
X
Dh
0
2.5
Dimensions (mm are the original dimensions)
Unit
mm
A(1)
A1
b
max 1.00 0.05 0.30
nom 0.85 0.02 0.21
min 0.80 0.00 0.18
5 mm
scale
c
D(1)
Dh
E(1)
Eh
e
e1
e2
L
v
0.2
6.1
6.0
5.9
4.25
4.10
3.95
6.1
6.0
5.9
4.25
4.10
3.95
0.5
4.5
4.5
0.5
0.4
0.3
0.1
w
y
0.05 0.05
y1
0.1
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
Outline
version
SOT618-1
References
IEC
JEDEC
JEITA
sot618-1_po
European
projection
Issue date
02-10-22
13-11-05
MO-220
Fig. 1. Package outline HVQFN40 (SOT618-1)
SOT618-1
Package information
All information provided in this document is subject to legal disclaimers.
8 June 2016
©
NXP Semiconductors N.V. 2016. All rights reserved
2/5
SOT618-1
NXP Semiconductors
plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body 6 x 6 x 0.85 mm
3. Soldering
Footprint information for reflow soldering of HVQFN40 package
SOT618-1
Hx
Gx
D
P
0.025
0.025
C
(0.105)
SPx
nSPx
Hy
SPy tot
SPy
Gy
SLy
nSPy
By
Ay
SPx tot
SLx
Bx
Ax
Generic footprint pattern
Refer to the package outline drawing for actual layout
occupied area
solder resist
solder lands
solder paste
nSPx
nSPy
3
3
Dimensions in mm
P
Ax
Ay
Bx
By
0.500
7.000
7.000
5.200
5.200
Issue date
C
D
0.900 0.290
SLx
SLy
SPx tot
SPy tot
SPx
SPy
Gx
Gy
Hx
Hy
4.100
4.100
2.400
2.400
0.600
0.600
6.300
6.300
7.250
7.250
09-06-11
14-08-13
sot618-1_fr
Fig. 2. Reflow soldering footprint for HVQFN40 (SOT618-1)
SOT618-1
Package information
All information provided in this document is subject to legal disclaimers.
8 June 2016
©
NXP Semiconductors N.V. 2016. All rights reserved
3/5
SOT618-1
NXP Semiconductors
plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body 6 x 6 x 0.85 mm
4. Legal information
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, NXP Semiconductors does not give
any representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to
make changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
SOT618-1
Package information
All information provided in this document is subject to legal disclaimers.
8 June 2016
©
NXP Semiconductors N.V. 2016. All rights reserved
4/5
SOT618-1
NXP Semiconductors
plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body 6 x 6 x 0.85 mm
5. Contents
1. Package summary........................................................ 1
2. Package outline............................................................ 2
3. Soldering....................................................................... 3
4. Legal information......................................................... 4
©
NXP Semiconductors N.V. 2016. All rights reserved
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
Date of release: 8 June 2016
SOT618-1
Package information
All information provided in this document is subject to legal disclaimers.
8 June 2016
©
NXP Semiconductors N.V. 2016. All rights reserved
5/5
Similar pages
plastic compatible thermal enhanced extremely thin quad flat package; no lea ...
plastic, extremely thin quad flat package; no leads
DFN2020D-6: plastic, thermally enhanced ultra thin and small outline package ...
plastic shrink small outline package/transparent; 16 leads (straight leads); ...
plastic thin fine-pitch ball grid array package; 112 balls; body 7 x 7 x 0.8 ...
plastic very thin fine-pitch ball grid array package; 49 balls
plastic dual in-line compatible thermal enchanged super thin quad flat packa ...
plastic thin fine-pitch ball grid array package; 208 balls; body 15 x 15 x 0 ...
plastic leadless module carrier package; 35 mm wide tape
wafer level chip-scale package; 42 bumps; 3.13 x 2.46 x 0.5 mm (backside coa ...
plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 x 7 x 0.85 mm
DFN5050-32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm
plastic thermal enhanced low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm; exposed die pad
plastic thermal enhanced low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm; exposed die pad
SOT617-3
plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body 6 x 6 x 0.85 mm
plastic thermal enhanced very thin small outline package; no leads; 8 terminals
plastic thermal enhanced thin shrink small outline package; 32 leads; body width 6.1 mm; lead pitch 0.65 mm; exposed die...
HVQFN40; Reel dry pack, SMD, 13" Q1/T1 standard product orientation ...
HVQFN40; Reel dry pack, SMD, 13" Q1/T1 standard orientation Orderable part number ending, 518 or Y Ordering...
plastic, thermal enhanced very thin small outline package; no leads; 14 terminals
plastic thermal enhanced thin quad flat package; 64 leads; exposed die pad