SiC711CD10 Vishay Siliconix New Product Fast Switching MOSFETs With Integrated Driver FEATURES PRODUCT SUMMARY Input Voltage Range 3.3 to 16 V Output Voltage Range 0.5 to 6 V Operating Frequency 100 kHz to 1 MHz Continuous Output Current Up to 25 A Peak Efficiency > 96 % at 300 kHz Optimized Duty Cycle Ratio 40 % PowerPAK MLF 10 x 10 1 • Low-side MOSFET control pin for prePb-free bias start-up Available • Undervoltage Lockout for safe operation RoHS* • Internal boostrap diode reduces COMPLIANT component count • Break-Before-Make operation • Turn-on/Turn-off Capability • Compatible with any single or multi-phase PWM controller • Low profile, thermally enhanced PowerPAK® MLF 10 x 10 Package APPLICATIONS • DC-to-DC Point-of-Load Converters - 3.3 V, 5 V, or 12 V Intermediate BUS - Examples - 12 VIN/3.3 - 5 VOUT - 5 VIN/1.5 - 3.3 VOUT - 3.3 VIN/1.0 - 2.5 VOUT • Servers and Computers Bottom View Ordering Information: SiC711CD10-T1 SiC711CD10-T1-E3 (Lead (Pb)-free) *see page 2 for peak temperature • Single and Multi-Phase Conversion DESCRIPTION The SiC711CD10 is an integrated solution which contains two PWM-optimized MOSFETs (high side and low side MOSFETs) and a driver IC. Integrating the driver allows better optimization of Power MOSFETs. This minimizes the losses and provides better performance at higher frequency. The SiC711CD10 is packed in Vishay Siliconix’s high performance PowerPAK MLF 10 x 10 package. Compact co-packing of components helps to reduce stray inductance, and hence increases efficiency. FUNCTIONAL BLOCK DIAGRAM CBOOT VDD VIN UVLO SHDN + - VDD BBM SW PWM SYNC PGND CGND Figure 1. * Pb containing terminations are not RoHS compliant, exemptions may apply. Document Number: 73486 S-62659–Rev. C, 25-Dec-06 www.vishay.com 1 SiC711CD10 Vishay Siliconix ABSOLUTE MAXIMUM RATINGS TA = 25 °C, unless otherwise noted Parameter Symbol Steady State Logic Supply VDD 7 Logic Inputs VPWM 7.3 Common Switch Node VSW 30 Drain Voltage VIN 20 VBOOT SW + 7 PD 6 Tj, Tstg - 65 to 125 Bootstrap Voltage Maximum Power Sissipation (Measured at 25 °C ) Operating Junction and Storage Temperature Range a, b V W °C 240 Soldering Recommendations (Peak Temperature) Unit Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability. RECOMMENDED OPERATING CONDITIONS Parameter Drain Voltage Logic Supply Input Logic PWM Voltage Bootstrap Capacitor Symbol VIN VDD VPWM VBOOT Steady State 3.0 to 16 4.5 to 5.5 5 100 n to 1 µ Unit Unit V F THERMAL RESISTANCE RATINGS Parameterc Maximum Junction-to-Case Maximum Junction-to-Ambient (PCB = Copper 25 mm x 25 mm) Steady State Symbol RthJC Typical 2.1 Maximum 2.6 RthJA 50 75 °C/W Notes: a. See Reliability Manual for profile. The PowerPAK MLF 9 x 9 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot guaranteed and is not required to ensure adequate bottom side soldering interconnection. b. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components. c. Junction-to-case thermal impedance represents the effective thermal impedance of all heat carrying leads in parallel and is intended for use in conjunction with the thermal impedance of the PC board pads to ambient (RthJA = RthJC + RthPCB-A). It can also be used to estimate chip temperature if power dissipation and the lead temperature of heat carrying (drain) lead is known. www.vishay.com 2 Document Number: 73486 S-62659–Rev. C, 25-Dec-06 SiC711CD10 Vishay Siliconix SPECIFICATIONS Parameter Symbol Test Conditions Unless Specified TA = 25 °C 4.5 V < VDD < 5.5 V, 4.5 V < VD1 < 20 V Limits Min Typa Max Unit 5.5 V Controller VDD Logic Voltage Logic Current (Static) Logic Current (Dynamic) 4.5 IDD(EN) VDD = 4.5 V, SYNC = H, PWM = H, SHDN = H 1072 IDD(DIS) VDD = 4.5 V, SYNC = H, PWM = H, SHDN = L 122 IDD1(DYN) VDD = 5 V, fclk = 250 kHzc 10 IDD2(DYN) c 39 VDD = 5 V, fclk= 0.7 MHz µA mA Logic Input Logic Input (VPWM) High VPWMH Low VPWML VDD = 5 V, SYNC = H, SHDN = H Logic Input Voltage (VSYNC) VSYNC VDD = 5 V, PMW = H, SHDN = H Logic Input Voltage (VSHDN) VSHDN VDD = 5 V, PMW = H, SYNC = H Input Voltage Hysteresis (PWM) 2.5 1.35 2.0 2.0 VHYS mV 400 ISHDN VDD = 5.5 V, SHDN = 0 V 120 IPWM VDD = 5.5 V, PMW = 5.5 V 120 Break-Before-Make Reference VBBM VDD = 5.5 V Under-Voltage Lockout VUVLO Logic Input Current V µA Protection Under-Voltage Lockout Hysteresis VH 2.4 VDD = 5 V, SYNC = H, SHDN = H 3.5 4 4.25 V 0.4 MOSFETs Drain-Source Voltage VDS ID = 250 µA Drain-Source On-State rDS(on)1 VDD = 5 V, ID = 10 A Resistancea rDS(on)2 TA = 25 °C Diode Forward Voltagea VSD1 VSD2 IS = 2 A, VGS = 0 V 20 V 24 High-Side 4 5.0 Low-Side 4 4.8 High-Side 0.7 1.1 Low-Side 0.7 1.1 mΩ V Dynamicb, c Turn On Delay Time td(on) Turn Off Delay Time td(off) 50 % - 50 %c 60 ns 57 Notes: a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %. b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. c. Using application board SiDB766707. Document Number: 73486 S-62659–Rev. C, 25-Dec-06 www.vishay.com 3 SiC711CD10 Vishay Siliconix TIMING DIAGRAM SHDN SYNC PWM HS MOSFET Gate LS MOSFET Gate SW td(on) td(off) Figure 2. APPLICATION INFORMATIONa (25 °C, unless noted, LFM = 0) 10 95 9 94 8 Efficiency (%) Total Loss (W) 300 kHz 93 500 kHz 92 91 700 kHz 500 kHz 7 6 700 kHz 5 4 300 kHz 3 90 2 89 1 0 88 0 5 10 15 20 25 0 Output Current – (A) Figure 3. Total Efficiency 12 VIN/3.3 VOUT 5 10 15 20 25 30 Output Current – (A) Figure 4. Total Loss 12 VIN/3.3 VOUT Notes: a. Experimental results using an evaluation board with a specific set of operating conditions. www.vishay.com 4 Document Number: 73486 S-62659–Rev. C, 25-Dec-06 SiC711CD10 Vishay Siliconix PIN CONFIGURATION PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND PGND VIN VIN 68 VIN 67 VIN 65 66 VIN VIN 64 63 62 NC VIN SW 60 61 SW SW 59 SW 58 SW 57 SW 55 56 SW 54 52 53 SW SW PowerPAK MLF 10 mm x 10 mm (Bottom View) 51 1 50 2 49 3 48 4 47 5 High-Side MOS Tab 46 6 45 7 44 8 43 VIN Low-Side MOS Tab 42 9 10 41 11 40 12 39 13 Driver Tab 38 14 (SW) 37 15 36 16 CGND 35 17 VIN VIN VIN VIN VIN VIN VIN VIN VIN NC CGND CBOOT NC CBOOT VDD NC NC 18 19 20 21 22 23 24 25 26 27 28 30 29 31 32 33 34 NC VDD NC VDD NC PWM NC CGND SW SYNC SHDN NC NC NC NC NC NC TRUTH TABLE SHDN SYNC PWM HS MOSFET LS MOSFET L X X OFF OFF H L L OFF OFF H L H ON OFF H H L OFF ON H H H ON OFF PIN DESCRIPTION Pin Number 1 - 9, 62 - 68 10, 13, 16 - 18, 20, 22, 25, 29 - 34, 61 11, 24 Symbol VIN NC Description Input-Voltage (High-Side MOSFET Drain) No Connect 12, 14 CGND CBOOT 15, 19, 21 VDD 23 PMW Pulse Width Modulation (PWM) signal Input 27 SYNC Disable Low-Side MOSFET Drive 28 SHDN Disable All Functions (Active low) 35 - 51 PGND 26, 52 - 60 SW Document Number: 73486 S-62659–Rev. C, 25-Dec-06 Control Ground. Should be connected to PGND externally Connection Pin for Bootstrap Capacitor for Upper MOSFET Logic Supply Voltage - decoupling to GND with a CAP is strongly recommended Power Ground (Low-Side MOSFET Source) Connection Pin for Output Inductor (High-Side MOSFET Source/Low-Side MOSFET Drain) www.vishay.com 5 SiC711CD10 Vishay Siliconix DEVICE OPERATION Pulse Width Modulator (PWM) This is a CMOS compatible logic input that receives the drive signals from the controller circuit. The PWM signal drives the buck switch. SYNC Pin for Pre-Bias Start-Up The low side MOSFET can be individually enable or disabled by using the SYNC pin. In the low state (SYNC = low), the low-side MOSFET is turned off. In the high state, the low-side MOSFET is enabled and follows the PWM input signal (see timing diagram, Figure 2). SYNC is a CMOS compatible logic input and is used for a pre–biased output voltage. Break-Before-Make (BBM) The SiC714CD10 has an intrenal break-before-make function to ensure that both high-side and low-side MOSFETs are not turned on the same time. The low-side MOSFET will not turn on until the high-side gate drive voltage is less than VBBM, thus ensuring that the high-side MOSFET is turned off. This parameter is not user adjustable. Voltage Input (VIN) This is the power input to the drain of the high-side Power MOSFET. This pin is connected to the high power intermediate BUS rail. SHDN CMOS logic signal. In the low state, the SHDN disables both high-side and low-side MOSFET’s. Switch Node (SW) The Switch node is the circuit PWM regulated output. This is the output applied to the filter circuit to deliver the regulated high output for the buck converter. Capacitor to Boot Input (CBOOT) Connected to VDD by an internal diode via the CBOOT pin, the boot capacitor is used to sustain rail for the high-side MOSFET gate drive circuit. Power Ground (PGND) This is the output connection from the source of the low-side MOSFET. This output is the ground return loop for the power rail. It should be externally connected to CGND. Under Voltage Lockout (UVLO) During the start up cycle, the UVLO disables the gate drive holding high-side and low-side MOSFET’s low until the input voltage rail has reached a point at which the logic circuitry can be safely activated. The UVLO is not user adjustable. Control Ground (CGND) This is the control voltage return path for the driver and logic input circuitry to the SiC711CD10. This should externally connected to PGND. APPLICATION CIRCUIT 3.3 V to 16 V Power Up Sequence: The presence of VDD prior to applying the VIN and PWM is recommended to ensure a safe turn on Power Down Sequence: The sequence should be reverse of the on sequence, turn off the VIN before turning off the VDD. CBOOT VDD 5V VIN HS SYNC DC-DC Controller PWM MOSFET Drive Circuitry with Break-BeforeMake SW CGND CBOOT L VOUT + LS SHDN Q1 Q2 PGND PGND CGND Figure 5. The SiC711CD10 has a built-in delay time that is optimized for the MOSFET pair. When the PWM signal goes low, the high-side driver will turn off, after circuit delay (tdoff), and the output will start to ramp down, (tf). After a further delay, the low-side driver turns on. www.vishay.com 6 When the PWM goes high, the low-side driver turns off, (tdon). As the body diode starts to conduct, the high-side MOSFET turns on after a short dalay. The delay is minimized to limit body diode conduction. The output then ramps up, (tr). Document Number: 73486 S-62659–Rev. C, 25-Dec-06 SiC711CD10 Vishay Siliconix TYPICAL APPLICATION 3.3 V, 5 V or 12 V 5V VDD VIN CBOOT SYNC SHDN SiC711CD10 PWM SW PGND CGND VDD VIN CBOOT SYNC PWM Control Circuit PWM1 SHDN PWM2 PWM PWM3 CGND SiC711CD10 SW PGND PWM4 VOUT VDD VIN CBOOT SYNC SHDN SiC711CD10 PWM SW PGND CGND VDD VIN CBOOT SYNC SHDN SiC711CD10 PWM SW PGND CGND Figure 6. Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73486. Document Number: 73486 S-62659–Rev. C, 25-Dec-06 www.vishay.com 7 Legal Disclaimer Notice Vishay Disclaimer All product specifications and data are subject to change without notice. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. Product names and markings noted herein may be trademarks of their respective owners. Document Number: 91000 Revision: 18-Jul-08 www.vishay.com 1