INTERSIL ISL76120

ISL76120
®
Data Sheet
May 29, 2008
Automotive Grade USB 2.0 High/Full
Speed Multiplexer
FN6711.1
Features
• High Speed (480Mbps) and Full Speed (12Mbps)
Signaling Capability per USB 2.0
The Intersil ISL76120 dual 2:1 multiplexer IC is a single
supply part that can operate from a single 2.7V to 5.5V supply.
It contains two SPDT (Single Pole/Double Throw) switches
configured as a DPDT. The part was designed for switching
between USB High-Speed and USB Full-Speed sources in
portable battery powered products.
• 1.8V Logic Compatible (2.7V to +3.6V supply)
• Enable Pin to Open all Switches, Simplifies Multiple USB
Client Management
• -3dB Frequency
- HSx Switches. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 880MHz
- FSx Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 550MHz
The normally-closed (NC) FSx switches can swing rail-to-rail
and were specifically designed to pass USB full speed data
signals (12Mbps) that range from 0V to 3.6V. The normallyopen (NO) HSx switches have high bandwidth and low
capacitance and were specifically designed to pass USB high
speed data signals (480Mbps) with minimal distortion.
• Crosstalk @ 1MHz. . . . . . . . . . . . . . . . . . . . . . . . . . -70dB
• Off-Isolation @ 100kHz . . . . . . . . . . . . . . . . . . . . . . -98dB
• Single Supply Operation (VDD) . . . . . . . . . . . . 2.7V to 5.5V
• Available in TDFN Package
The part can be used in a variety of automotive entertainment
and infotainment applications where consumer USB devices
such as Portable Media Players (PMPs) are to be connected
to embedded systems. The product allows switching between
a high-speed transceiver and a full-speed transceiver while
connected to a single USB host. Additionally the part can be
used for charge control of PMPs.
• Robust ESD rating > 8.5kV HBM
• Ultra-Low Operating Current - 60nA
• -40°C to 105°C Operation
• AECQ100 Qualified Component
• Pb-Free (RoHS Compliant)
The digital logic inputs are 1.8V logic compatible when
operated with a 2.7V to 3.6V supply. The part has an enable
pin to open all switches. It can be used to facilitate proper bus
disconnect and connection when switching between the USB
sources.
Applications
• Automotive
- USB Docks
- MP3 and PMP Player Attach Kits
- Infotainment Systems
The ISL76120 is available in a 10 Ld 3mm x 3mm TDFN
package. It operates over a temperature range of -40°C to
+105°C.
• After Market Automotive Options
Application Block Diagram
3.3V
µCONTROLLER
VDD
IN
USB CONNECTOR
VBUS
ISL76120
EN
LOGIC CIRCUITRY
4MW
HSD1
HSD2
DCOMD1
D+
FSD1
COMD2
FSD2
GND
USB
HIGH-SPEED
TRANSCEIVER
USB
FULL-SPEED
TRANSCEIVER
GND
PORTABLE MEDIA DEVICE
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2008. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL76120
Pinouts
ISL76120
(10 LD TDFN)
TOP VIEW
LOGIC
CONTROL
VDD
1
IN
2
9
HSD1
COMD1
3
8
HSD2
COMD2
4
7 FSD1
GND
5
6
10 EN
4M
FSD2
NOTE:
1. ISL76120 Switches Shown for IN = Logic “0” and EN = Logic “1”.
Ordering Information
PART NUMBER
(Note)
PART MARKING
TEMP. RANGE (°C)
PACKAGE (Pb-Free)
PKG. DWG. #
ISL76120ARTZ
6120
-40 to +105
10 Ld 3x3 TDFN
L10.3x3A
ISL76120ARTZ-T*
6120
-40 to +105
10 Ld 3x3 TDFN Tape and Reel
L10.3x3A
*Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100%
matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Truth Table
Pin Descriptions
ISL76120
ISL76120
EN
IN
FSD1, FSD2
HSD1, HSD2
PIN NO.
NAME
1
0
ON
OFF
1
VDD
1
1
OFF
ON
2
IN
0
X
OFF
OFF
3
COMD1
USB Common Port
4
COMD2
USB Common Port
5
GND
Ground Connection
6
FSD2
Full Speed USB Differential Port
7
FSD1
Full Speed USB Differential Port
8
HSD2
High Speed USB Differential Port
9
HSD1
High Speed USB Differential Port
10
EN
Logic “0” when ≤0.5V, Logic “1” when ≥1.4V with a 2.7V to 3.6V
Supply. X = Don’t Care
2
FUNCTION
Power Supply
Select Logic Control Input
Bus Switch Enable
FN6711.1
May 29, 2008
ISL76120
Absolute Maximum Ratings
Thermal Information
VDD to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V
Input Voltages
FSD2, FSD1, HSD2, HSD1 (Note 2) . . . . . - 1V to ((VDD) +0.3V)
IN, EN (Note 2). . . . . . . . . . . . . . . . . . . . . -0.3V to ((VDD) +0.3V)
Output Voltages
COMD1, COMD2 (Note 2) . . . . . . . . . . . . . . . . . . . . . . . -1V to 5V
Continuous Current (HSD2, HSD1, FSD2, FSD1). . . . . . . . . ±40mA
Peak Current (HSD2, HSD1, FSD2, FSD1)
(Pulsed 1ms, 10% Duty Cycle, Max) . . . . . . . . . . . . . . . . ±100mA
Thermal Resistance (Typical, Note 3)
θJA (°C/W)
10 Ld 3x3 TDFN Package . . . . . . . . . . . . . . . . . . . .
55
Maximum Junction Temperature (Plastic Package). . . . . . . +150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to +150°C
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +105°C
VDD Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . 2.7V to 5.5V
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTES:
2. Signals on FSD1, FSD2, HSD1, HSD2, COMD1, COMD2, EN, IN exceeding VDD or GND by specified amount are clamped. Limit current to
maximum current ratings.
3. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: VDD = +3.3V, GND = 0V, VINH = 1.4V, VINL = 0.5V, VENH = 1.4V,
VENL = 0.5V, (Note 4)Parameters with MIN and/or MAX limits are 100% tested at
+25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
PARAMETER
TEST CONDITIONS
TEMP
(°C)
MIN
(Note 5)
TYP
MAX
(Note 5) UNITS
ANALOG SWITCH CHARACTERISTICS
NC Switches (FSD1, FSD2)
Analog Signal Voltage Range,
VANALOG
VDD = 3.3V, IN = 0V, EN = 3.3V
Full
0
-
VDD
V
ON-Resistance, rON
VDD = 3.3V, IN = 0.5V, EN = 1.4V, ICOMx = 40mA,
VFSD1 or VFSD2 = 0V to 3.3V, (See Figure 4)
+25
-
7
10
Ω
Full
-
7.8
15
Ω
rON Matching Between Channels, ΔrON VDD = 3.3V, IN = 0.5V, EN = 1.4V, ICOMx = 40mA,
VFSD1 or VFSD2 = Voltage at max rON over signal range
of 0V to 3.3V, (Note 7)
+25
-
0.1
1.2
Ω
Full
-
0.7
1.4
Ω
rON Flatness, rFLAT(ON)
VDD = 3.3V, IN = 0.5V, EN = 1.4V, ICOMx = 40mA,
VFSD1 or VFSD2 = 0V to 3.3V, (Note 6)
+25
-
4
6
Ω
Full
-
4.1
8
Ω
V+ = 3.6V, IN = 3.6V, EN = 0V and 3.6V, VCOMx = 0.3V,
3V, VFSX = 3V, 0.3V
+25
-20
0.4
20
nA
Full
-70
0.6
70
nA
V+ = 3.6V, IN = 0V, EN = 3.6V, VCOMx = 0.3V, 3V,
VFSX = 0.3V, 3V
+25
-20
2
20
nA
Full
-70
4.7
70
nA
Analog Signal Voltage Range,
VANALOG
VDD = 3.3V, IN = 3.3V, EN = 3.3V
Full
0
-
VDD
V
ON-Resistance, rON
VDD = 3.3V, IN = 1.4V, EN = 1.4V, ICOMx = 1mA,
VHSD2 or VHSD1 = 3.3V (See Figure 3)
+25
-
25
30
Ω
Full
-
29
35
Ω
VDD = 3.3V, IN = 1.4V, EN = 1.4V, ICOMx = 40mA,
VHSD2 or VHSD1 = 0V to 400mV (See Figure 3)
+25
-
4.5
6
Ω
Full
-
5.1
9
Ω
+25
-
0.2
1.3
Ω
Full
-
0.7
1.5
Ω
OFF Leakage Current, IFSX(OFF)
ON Leakage Current, IFSX(ON)
NO Switches (HSD1, HSD2)
ON-Resistance, rON
rON Matching Between Channels, ΔrON VDD = 3.3V, IN = 1.4V, EN = 1.4V, ICOMx = 40mA,
VHSD2 or VHSD1 = Voltage at max rON, Voltage at max
rON over signal range of 0V to 400mV (Note 7)
3
FN6711.1
May 29, 2008
ISL76120
Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: VDD = +3.3V, GND = 0V, VINH = 1.4V, VINL = 0.5V, VENH = 1.4V,
VENL = 0.5V, (Note 4)Parameters with MIN and/or MAX limits are 100% tested at
+25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)
TEMP
(°C)
MIN
(Note 5)
TYP
VDD = 3.3V, IN = 1.4V, EN = 1.4V, ICOMx = 40mA,
VHSD2 or VHSD1 = 0V to 400mV, (Note 6)
+25
-
0.4
1
Ω
Full
-
0.43
1.5
Ω
OFF Leakage Current, IHSD2(OFF) or
IHSD1(OFF)
VDD = 3.6V, IN = 0V, EN = 0 and 3.6V, VCOMD1 or
VCOMD2 = 3V, 0.3V, VHSD2 or VHSD1 = 0.3V, 3V
+25
-20
0.3
20
nA
Full
-70
1
70
nA
ON Leakage Current, IHSD2(ON) or
IHSD1(ON)
VDD = 3.6V, IN = 3.6V, EN = 3.6V, VCOMD1 or
VCOMD2 = 0.3V, 3.0V, VHSD2 or VHSD1 = 0.3V, 3.0V
+25
-20
4.8
20
nA
Full
-70
5
70
nA
Turn-ON Time, tON
VDD = 3.3V, RL = 45Ω, CL = 10pF, (See Figure 1)
+25
-
25
-
ns
Turn-OFF Time, tOFF
VDD = 3.3V, RL = 45Ω, CL = 10pF, (See Figure 1)
+25
-
15
-
ns
Break-Before-Make Time Delay, tD
VDD = 3.3V, RL = 45Ω, CL = 10pF, (See Figure 2)
+25
-
7
-
ns
Skew, tSKEW
(HSx Switch)
VDD = 3.3V, IN = 3.3V, EN = 3.3V, RL = 45Ω, CL = 10pF,
tR = tF = 720ps at 480Mbps, (Duty Cycle = 50%)
(See Figure 7)
+25
-
50
-
ps
Total Jitter, tJ
(HSx Switch)
VDD =3.3V, IN = 3.3V, EN = 3.3V, RL = 45Ω, CL = 10pF,
tR = tF = 720ps at 480Mbps
+25
-
210
-
ps
Propagation Delay, tPD
(HSx Switch)
VDD = 3.3V, IN = 3.3V, EN = 3.3V, RL = 45Ω, CL = 10pF,
(See Figure 7)
+25
-
250
-
ps
Skew, tSKEW
(FSx Switch)
VDD = 3.3V, IN = 0V, EN = 3.3V, RL = 39Ω, CL = 50pF,
tR = tF = 12ns at 12Mbps, (Duty Cycle = 50%)
(See Figure 7)
+25
-
0.15
-
ns
Rise /Fall Time Mismatch, tM
(FSx Switch)
VDD = 3.3V, IN = 0V, EN = 3.3V, RL = 39Ω, CL = 50pF,
tR = tF = 12ns at 12Mbps, (Duty Cycle = 50%)
+25
-
10
-
%
Total Jitter, tJ
(FSx Switch)
VDD = 3.3V, IN = 0V, EN = 3.3V, RL = 39Ω, CL = 50pF,
tR = tF = 12ns at 12Mbps
+25
-
1.6
-
ns
Propagation Delay, tPD
(FSx Switch)
VDD = 3.3V, IN = 0V, EN = 3.3V, RL = 39Ω, CL = 50pF,
(See Figure 7)
+25
-
0.9
-
ns
Crosstalk
VDD = 3.3V, RL = 45Ω, f = 1MHz (See Figure 6)
+25
-
-70
-
dB
Off Isolation
VDD = 3.3V, RL = 45Ω, f = 100kHz
+25
-
-98
-
dB
FSx Switch -3dB Bandwidth
Signal = -10dBm, 1.0VDC offset, RL = 45Ω, CL = 5pF
+25
-
550
-
MHz
HSx Switch -3dB Bandwidth
Signal = -10dBm, 0.2VDC offset, RL = 45Ω, CL = 5pF
+25
-
880
-
MHz
HSx OFF Capacitance, CHSxOFF
f = 1MHz, VDD = 3.3V, IN = 0V, EN = 3.3V, VHSD1 or
VHSD2 = VCOMx = 0V, (See Figure 5)
+25
-
6
-
pF
FSx OFF Capacitance, CFSxOFF
f = 1MHz, VDD = 3.3V, IN = 3.3V, EN = 3.3V, VFSD1 or
VFSD2 = VCOMx = 0V, (See Figure 5)
+25
-
9
-
pF
COM ON Capacitance, CCOMX(ON)
f = 1MHz, VDD = 3.3V, IN = 3.3V, EN = 3.3V, VHSD1 or
VHSD2 = VCOMx = 0V, (See Figure 5)
+25
-
12
-
pF
COM ON Capacitance, CCOMX(ON)
f = 1MHz, VDD = 3.3V, IN = 0V, EN = 3.3V, VFSD1 or
VFSD2 = VCOMx = 0V, (See Figure 5)
+25
-
15
-
pF
Full
2.7
-
5.5
V
+25
-
20
60
nA
Full
-
114
250
nA
PARAMETER
TEST CONDITIONS
rON Flatness, rFLAT(ON)
MAX
(Note 5) UNITS
DYNAMIC CHARACTERISTICS
POWER SUPPLY CHARACTERISTICS
Power Supply Range, VDD
Positive Supply Current, IDD
VDD = 3.6V, IN = 0V or 3.6V, EN = 0V or 3.6V
4
FN6711.1
May 29, 2008
ISL76120
Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: VDD = +3.3V, GND = 0V, VINH = 1.4V, VINL = 0.5V, VENH = 1.4V,
VENL = 0.5V, (Note 4)Parameters with MIN and/or MAX limits are 100% tested at
+25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)
PARAMETER
TEST CONDITIONS
TEMP
(°C)
MIN
(Note 5)
TYP
MAX
(Note 5) UNITS
-
0.5
DIGITAL INPUT CHARACTERISTICS
Input Voltage Low, VINL, VENL
VDD = 2.7V to 3.6V
+25
-
Input Voltage High, VINH, VENH
VDD = 2.7V to 3.6V
+25
1.4
-
-
V
Input Current, IINL, IENL
VDD = 3.6V, IN = 0V, EN = 0V
Full
-
10
-
nA
Input Current, IINH
VDD = 3.6V, IN = 3.6V
Full
-
10
-
nA
Input Current, IENH
VDD = 3.6V, EN = 3.6V
Full
-
1
-
μA
V
NOTES:
4. VLOGIC = Input voltage to perform proper function.
5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet.
6. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal voltage range.
7. rON matching between channels is calculated by subtracting the channel with the highest max rON value from the channel with lowest max rON
value, between HSD2 and HSD1 or between FSD2 and FSD1.
Test Circuits and Waveforms
VINH
LOGIC
INPUT
VDD
tr < 20ns
tf < 20ns
50%
VINL
VINPUT
tOFF
SWITCH
V
INPUT INPUT
VOUT
COMx
IN
VOUT
90%
SWITCH
OUTPUT
SWITCH
INPUT
EN
HSx or FSx
90%
VIN
GND
RL
45Ω
CL
10pF
0V
tON
Logic input waveform is inverted for switches that have the opposite
logic sense.
Repeat test for all switches. CL includes fixture and stray
capacitance.
RL
----------------------V OUT = V
(INPUT) R + r
L
ON
FIGURE 1A. MEASUREMENT POINTS
FIGURE 1B. TEST CIRCUIT
FIGURE 1. SWITCHING TIMES
5
FN6711.1
May 29, 2008
ISL76120
Test Circuits and Waveforms (Continued)
VDD
VINH
C
EN
LOGIC
INPUT
FSD1 or FSD2
VINPUT
VINL
VOUT
COMx
HSD1 or HSD2
SWITCH
OUTPUT
VOUT
CL
10pF
RL
45Ω
IN
90%
GND
VIN
0V
tD
Repeat test for all switches. CL includes fixture and stray
capacitance.
FIGURE 2B. TEST CIRCUIT
FIGURE 2A. MEASUREMENT POINTS
FIGURE 2. BREAK-BEFORE-MAKE TIME
VDD
VDD
C
C
rON = V1/ICOMx
rON = V1/40mA
HSx
FSx
VHSX
VFSX
IN
V1
ICOMx
1.4V
IN
V1
0.5V
40mA
COMx
GND
COMx
EN
GND
1.4V
EN
1.4V
Repeat test for all switches.
Repeat test for all switches.
FIGURE 3. HSx SWITCH rON TEST CIRCUIT
6
FIGURE 4. FSx SWITCH rON TEST CIRCUIT
FN6711.1
May 29, 2008
ISL76120
Test Circuits and Waveforms (Continued)
VDD
VDD
C
C
EN
EN
SIGNAL
GENERATOR
HSx or FSx
HSx
IN
IMPEDANCE
ANALYZER
IN
VINL OR
VINH
COMx
45Ω
COMx
GND
VIN
FSx
COMx
ANALYZER
NC
GND
RL
Signal direction through switch is reversed, worst case values
are recorded. Repeat test for all switches.
Repeat test for all switches.
FIGURE 6. CROSSTALK TEST CIRCUIT
FIGURE 5. CAPACITANCE TEST CIRCUIT
tri
90%
DIN+
10%
50%
VDD
tskew_i
C
DIN90%
50%
10%
EN
VIN
tfi
tro
15.8Ω
90%
10%
OUT-
DIN+
50%
OUT+
COMD2
15.8Ω
DIN-
50%
CL
COMD1
45Ω
OUT-
D1
CL
143Ω
tf0
OUT+
D2
143Ω
tskew_o
90%
VIN
45Ω
10%
|tro-tri| Change Due to Switch for Rising Input and Rising Output
Signals.
|tfo-tfi| Change Due to Switch for Falling Input and Falling Output
Signals.
|tskew_0| Skew through the Switch for Output Signals.
|tskew_i| Skew through the Switch for Input Signals.
GND
FIGURE 7B. TEST CIRCUIT
FIGURE 7A. MEASUREMENT POINTS
FIGURE 7. SKEW TEST
7
FN6711.1
May 29, 2008
ISL76120
Application Block Diagram
3.3V
µCONTROLLER
VDD
ISL76120
IN
USB CONNECTOR
EN
LOGIC CIRCUITRY
VBUS
4MΩ
HSD1
D-
HSD2
USB
HIGH-SPEED
TRANSCEIVER
COMD1
D+
FSD1
USB
FULL-SPEED
FSD2
TRANSCEIVER
COMD2
GND
GND
PORTABLE MEDIA DEVICE
Detailed Description
The ISL76120 device is a dual single pole/double throw
(SPDT) analog switch that operates from a single DC power
supply in the range of 2.7V to 5.5V. It was designed to
function as a dual 2-to-1 multiplexer to select between a
USB high-speed transceiver and a USB full-speed
transceiver in automotive applications. It is offered in a
TDFN package for use in automotive Portable Media Player
docking stations and Apple iPod type players. The device
has an enable pin to open all switches.
The part consists of two full speed (FSx) switches and two
high speed (HSx) switches. The FSx switches can swing
from 0V to VDD. They were designed to pass USB
full speed (12Mbps) differential data signals with minimal
distortion. The HSx switches have high bandwidth and low
capacitance to pass USB high-speed (480Mbps) differential
data signals with minimal edge and phase distortion.
The ISL76120 was designed for automotive USB
applications such as docking stations for Portable Media
Players and other general purpose USB connections that
have both high-speed and full-speed transceivers and need
to multiplex between these USB sources to a single USB
host (computer). A typical application block diagram of this
functionality is shown on page 8.
A detailed description of the two types of switches are
provided in the following sections.
FSx Switches (FSD1, FSD2)
The two FSx switches (FSD1, FSD2) are bidirectional
switches that can pass rail-to-rail signals. They were
specifically designed to pass USB full-speed (12Mbps)
8
differential signals and meet the USB 2.0 full-speed signal
quality specifications. See Figure 8.
The FSx switches can also pass USB high speed signals
(480Mbps) but do not quite meet the USB 2.0 high speed
signal quality eye diagram compliance requirement.
The maximum signal range for the FSx switches is from -1V
to VDD. The signal voltage should not be allowed to exceed
the VDD voltage rail or go below ground by more than -1V.
When operated with a 2.7V to 3.6V supply, the FSx switches
are active (turned ON) whenever the IN logic control voltage
is ≤0.5V and the EN logic voltage ≥1.4V.
HSx Switches (HSD1, HSD2)
The two HSx switches (HSD2, HSD1) are bi-directional
switches that can pass rail-to-rail signals. The on-resistance
is low and well matched between the HSD1 and HSD2
switches over the USB high speed signal range, ensuring
minimal impact by the switches to USB high speed signal
transitions. As the signal level increases, the rON switch
resistance increases.
The HSx switches were specifically designed to pass USB
2.0 high-speed (480Mbps) differential signals typically in the
range of 0V to 400mV. They have low capacitance and high
bandwidth to pass the USB high-speed signals with
minimum edge and phase distortion to meet USB 2.0 high
speed signal quality specifications. See Figures 9 and 10.
The HSx switches can also pass USB full-speed signals
(12Mbps) with minimal distortion and meet all the USB
requirements for USB 2.0 full-speed signaling. See Figure 11.
FN6711.1
May 29, 2008
ISL76120
The maximum signal range for the HSx switches is from -1V
to VDD. The signal voltage should not be allow to exceed the
VDD voltage rail or go below ground by more than -1V.
The HSx switches are active (turned ON) whenever the IN
voltage is ≥1.4V and the EN logic voltage ≥1.4V when
operated with a 2.7V to 3.6V supply.
ISL76120 Operation
The discussion that follows will discuss using the ISL76120 in
the typical application shown in the“Application Block
Diagram” on page 8.
POWER
The power supply connected at the VDD (pin 1) provides the
DC bias voltage required by the ISL76120 part for proper
operation. The ISL76120 can be operated with a VDD
voltage in the range of 2.7V to 5.5V. When used in a USB
application, the VDD voltage should be kept in the range of
3.0V to 5.5V to ensure you get the proper signal levels for
good signal quality.
A 0.01µF or 0.1µF decoupling capacitor should be
connected from the VDD pin to ground to filter out any power
supply noise from entering the part. The capacitor should be
located as close to the VDD pin as possible.
LOGIC CONTROL
Full-speed Mode
If the IN pin = Logic “0” and the EN pin = Logic “1”, the part
will be in the full-speed mode. In this mode, the FSD1 and
FSD2 switches are ON and the HSD1 and HSD2 switches
are OFF (high impedance). In a typical application, VDD will
be in the range of 2.8V to 3.6V and will be connected to the
battery or LDO of the portable media device. When a
computer or USB hub is plugged into the common USB
connector and the part is in the full-speed mode, a link will
be established between the full-speed driver section of the
media player and the computer. The device will be able to
transmit and receive data from the computer at a data rate of
12Mbps.
High-speed Mode
If the IN pin = Logic “1” and the EN pin = Logic “1”, the part
will go into high-speed mode. In high-speed mode, the
HSD1 and HSD2 switches are ON and the FSD1 and FSD2
switches are OFF (high impedance). When a USB cable
from a computer or USB hub is connected at the common
USB connector and the part is in the high-speed mode, a link
will be established between the high-speed driver section of
the media player and the computer. The device will be able
to transmit and receive data from the computer at a data rate
of 480Mbps.
All Switches OFF Mode
The state of the ISL76120 device is determined by the
voltage at the IN pin (pin 2) and the EN pin (pin 10). IN is
only active when the EN pin is logic “1” (High). Refer to the
“Truth Table” on page 2.
The EN pin is internally pulled low through a 4MΩ resistor to
ground. For logic “0” (Low) it can be driven low or allowed to
Float. The IN pin must be driven low or high and cannot be
left floating.
Logic control voltage levels:
If the IN pin = Logic “0” or Logic “1” and the EN pin = Logic “0”,
all of the switches will turn OFF (high impedance).
The all OFF state can be used to switch between the two
USB sections of the media player. When disconnecting from
one USB device to the other USB device, you can
momentarily put the ISL76120 switch in the “all off” state in
order to get the computer to disconnect from the one device
so it can properly connect to the other USB device when that
channel is turned ON.
EN = Logic “0” (Low) when VEN ≤0.5V or Floating.
EN = Logic “1” (High) when VEN ≥1.4V
IN = Logic “0” (Low) when VIN ≤0.5V.
IN = Logic “1” (High) when VIN ≥1.4V
9
FN6711.1
May 29, 2008
ISL76120
Typical Performance Curves TA = +25°C, Unless Otherwise Specified
VDD = 3.3V
FIGURE 8. EYE PATTERN: 12MBPS USB SIGNAL WITH FSx SWITCHES IN THE SIGNAL PATH
VDD = 3.3V
FIGURE 9. EYE PATTERN WITH FAR END MASK: 480MBPS USB SIGNAL WITH HSx SWITCHES IN THE SIGNAL PATH
10
FN6711.1
May 29, 2008
ISL76120
Typical Performance Curves TA = +25°C, Unless Otherwise Specified (Continued)
VDD = 3.3V
FIGURE 10. EYE PATTERN WITH NEAR END MASK: 480MBPS USB SIGNAL WITH HSx SWITCHES IN THE SIGNAL PATH
VDD = 3.3V
FIGURE 11. EYE PATTERN: 12MBPS USB SIGNAL WITH HSx SWITCHES IN THE SIGNAL PATH
11
FN6711.1
May 29, 2008
ISL76120
Typical Performance Curves TA = +25°C, Unless Otherwise Specified (Continued)
5.5
-10
RL = 45Ω
-20 VIN = 0.2VP-P TO 2VP-P
+105°C
5.0
-30
NORMALIZED GAIN (dB)
+85°C
RON (Ω)
4.5
+25°C
4.0
3.5
-40°C
-40
-50
-60
-70
-80
-90
3.0
-110
2.5
0
0.1
0.2
VCOM (V)
0.3
0.4
0.001M
FIGURE 12. HSx SWITCH ON-RESISTANCE vs SWITCH
VOLTAGE
0.01M
0.1M
1M
FREQUENCY (Hz)
10M
100M 500M
FIGURE 13. OFF-ISOLATION
-10
RL = 45Ω
-20 VIN = 0.2VP-P TO 2VP-P
NORMALIZED GAIN (dB)
-30
-40
-50
-60
-70
-80
-90
-110
0.001M
0.01M
0.1M
1M
10M
100M
500M
FREQUENCY (Hz)
FIGURE 14. CROSSTALK
Die Characteristics
SUBSTRATE POTENTIAL (POWERED UP):
GND (TDFN Paddle Connection: Tie to GND or Float)
TRANSISTOR COUNT:
98
PROCESS:
Submicron CMOS
12
FN6711.1
May 29, 2008
ISL76120
Thin Dual Flat No-Lead Plastic Package (TDFN)
L10.3x3A
2X
0.10 C A
A
10 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE
D
MILLIMETERS
2X
0.10 C B
SYMBOL
MIN
NOMINAL
MAX
NOTES
A
0.70
0.75
0.80
-
A1
-
-
0.05
-
E
A3
6
INDEX
AREA
TOP VIEW
B
//
A
C
SEATING
PLANE
0.08 C
b
0.20
0.25
0.30
5, 8
D
2.95
3.0
3.05
-
D2
2.25
2.30
2.35
7, 8
E
2.95
3.0
3.05
-
E2
1.45
1.50
1.55
7, 8
e
0.50 BSC
-
k
0.25
-
-
-
L
0.25
0.30
0.35
8
A3
SIDE VIEW
D2
(DATUM B)
0.10 C
0.20 REF
7
8
N
10
2
Nd
5
3
Rev. 3 3/06
D2/2
NOTES:
6
INDEX
AREA
1
2
1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
NX k
3. Nd refers to the number of terminals on D.
(DATUM A)
4. All dimensions are in millimeters. Angles are in degrees.
E2
E2/2
5. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
NX L
N
N-1
NX b
8
e
(Nd-1)Xe
REF.
BOTTOM VIEW
5
7. Dimensions D2 and E2 are for the exposed pads which provide
improved electrical and thermal performance.
0.10 M C A B
8. Nominal dimensions are provided to assist with PCB Land
Pattern Design efforts, see Intersil Technical Brief TB389.
9. Compliant to JEDEC MO-229-WEED-3 except for D2
dimensions.
CL
NX (b)
(A1)
L1
5
9 L
e
SECTION "C-C"
C C
TERMINAL TIP
FOR ODD TERMINAL/SIDE
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
13
FN6711.1
May 29, 2008