STMICROELECTRONICS 74AC573B

74AC573
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUT NON INVERTING
■
■
■
■
■
■
■
■
■
HIGH SPEED: tPD = 4.5 ns (TYP.) at VCC = 5V
LOW POWER DISSIPATION:
ICC = 8 µA (MAX.) at TA = 25 oC
HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
50Ω TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24 mA (MIN)
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 573
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The AC573 is an advanced high-speed CMOS
OCTAL D-TYPE LATCH with 3 STATE OUTPUT
NON INVERTING fabricated with sub-micron
silicon gate and double-layer metal wiring C2MOS
technology. It is ideal for low power applications
mantaining high speed operation similar to
equivalent Bipolar Schottky TTL.
These 8 bit D-Type latches are controlled by a
M
B
(Plastic Package)
(Micro Package)
ORDER CODES :
74AC573B
74AC573M
latch enable input (LE) and an output enable
input (OE).
While the LE input is held at a high level, the Q
outputs will follow the data input precisely.
When the LE is taken low, the Q outputs will be
latched precisely at the logic level of D input data.
While the (OE) input is low, the 8 outputs will be
in a normal logic state (high or low logic level)
and while high level the outputs will be in a high
impedance state.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 1997
1/10
74AC573
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
1
OE
NAME AND F UNCTIO N
2, 3, 4,
5, 6, 7,
8, 9
D0 to D7
Data Inputs
12, 13, 14,
15, 16, 17,
18, 19
Q0 to Q7
3 State Latch Outputs
11
LE
Latch Enable
Input
10
GND
Ground (0V)
20
VCC
Positive Supply Voltage
3 State Output Enable
Input (Active LOW)
TRUTH TABLE
INPUT S
LE
D
H
X
X
Z
L
L
X
NO CHANGE *
L
H
L
L
L
H
H
H
X: Don’t care
Z: High impedance
* Q output are latched at the time when the LE inputs taken low logic level.
LOGIC DIAGRAM
2/10
OUT PUT S
OE
Q
74AC573
ABSOLUTE MAXIMUM RATINGS
Symbol
VCC
Parameter
Supply Voltage
Value
Unit
-0.5 to +7
V
VI
DC Input Voltage
-0.5 to VCC + 0.5
V
VO
DC Output Voltage
-0.5 to VCC + 0.5
V
IIK
DC Input Diode Current
± 20
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
± 50
mA
± 400
mA
ICC or IGND DC VCC or Ground Current
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
-65 to +150
o
C
300
o
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Parameter
Supply Voltage
Value
Un it
2 to 6
V
V
VI
Input Voltage
0 to VCC
VO
Output Voltage
0 to VCC
Top
dt/dv
Operating Temperature:
Input Rise and Fall Time VCC = 3.0, 4.5 or 5.5 V(note 1)
-40 to +85
8
V
o
C
ns/V
1) VIN from 30% to 70% of VCC
3/10
74AC573
DC SPECIFICATIONS
Symbol
Parameter
Test Con dition s
VIH
High Level Input Voltage
3.0
4.5
VO = 0.1 V or
VCC - 0.1 V
5.5
VIL
Low Level Input Voltage
3.0
4.5
Value
T A = 25 oC
V CC
(V)
Min.
Typ.
2.1
1.5
2.1
3.15
2.25
3.15
3.85
2.75
VO = 0.1 V or
VCC - 0.1 V
5.5
VOH
High Level Output
Voltage
3.0
4.5
5.5
Low Level Output
Voltage
VI =
V IH or
V IL
Max.
Min .
Max.
V
3.85
1.5
0.9
0.9
2.25
1.35
1.35
2.75
1.65
1.65
I O=-50 µA
2.9
2.99
2.9
IO=-50 µA
4.4
4.49
4.4
IO=-50 µA
5.4
5.49
5.4
IO=-12 mA
2.56
2.46
IO=-24 mA
3.86
3.76
5.5
IO=-24 mA
4.86
3.0
IO=50 µA
0.002
0.1
0.1
IO=50 µA
0.001
0.1
0.1
IO=50 µA
0.001
0.1
0.1
IO=12 mA
0.36
0.44
4.5
IO=24 mA
0.36
0.44
5.5
IO=24 mA
0.36
0.44
4.5
5.5
3.0
V I (*) =
V IH or
V IL
V
V
4.5
3.0
VOL
(*)
Unit
-40 to 85 o C
4.76
V
Input Leakage Current
5.5
VI = VCC or GND
±0.1
±1
µA
IOZ
3-State Output Off-state
Current
5.5
VI = VCC or GND
VO = VCC or GND
VI(OE) = VIH
±0.5
±5
µA
ICC
Quiescent Supply
Current
5.5
VI = VCC or GND
8
80
µA
IOLD
Dynamic Output Current
(note 1, 2)
5.5
VOLD = 1.65 V max
75
mA
VOHD = 3.85 V min
-75
mA
II
IOHD
1) Maximum test duration 2ms, one output loaded at time
2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50 Ω.
(*) All outputs loaded.
4/10
74AC573
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = t f =3 ns)
Symbol
Parameter
T est Cond ition
V CC
(V)
Value
T A = 25 oC
-40 to 85 o C
Min. Typ. Max. Min . Max.
(*)
tPLH
tPHL
Propagation Delay Time
LE to Q
3.3
5.0(**)
6
4.5
10
8
12
9
tPLH
tPHL
Propagation Delay Time
D to Q
3.3(*)
5.5
10
12
5.0
(**)
4.5
8
9
tPZL
tPZH
Output EnableTime
3.3(*)
5.0(**)
6.5
5
11
9
13
10
tPLZ
tPHZ
Output Disable Time
3.3
5.0(**)
3.3(*)
(*)
7
6
1.5
12
10
4
14
11
4.5
(**)
1.5
3.5
4
(*)
tw
Clock Pulse Width HIGH
or LOW
5.0
ts
Setup Time Q to CK
HIGH or LOW
3.3
(**)
5.0
0.5
0
3
2.5
3.5
3
th
Hold Time Q to CK
HIGH or LOW
3.3
(*)
-0.5
3
3.5
(**)
0
2.5
3
5.0
Unit
ns
ns
ns
ns
ns
ns
ns
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5V ± 0.5V
CAPACITIVE CHARACTERISTICS
Symbol
Parameter
Test Con dition s
V CC
(V)
Value
T A = 25 oC
Min.
Typ.
Max.
Unit
-40 to 85 o C
Min .
Max.
Output Capacitance
5.0
8
pF
CIN
Input Capacitance
5.0
4
pF
C PD
Power Dissipation
Capacitance (note 1)
5.0
20
pF
C OUT
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to
Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/n (per circuit)
5/10
74AC573
TEST CIRCUIT
TEST
t PLH, tPHL
SWITCH
Open
t PZL, tPLZ
2VCC
t PZH, tPHZ
Open
CL = 50 pF or equivalent (includes jig and probe capacitance)
RL = R1 = 500Ω or equivalent
RT =ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1: LE TO Qn PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH,
Dn TO LE SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
6/10
74AC573
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycle)
WAVEFORM 3: PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)
7/10
74AC573
Plastic DIP20 (0.25) MECHANICAL DATA
mm
DIM.
MIN.
a1
0.254
B
1.39
TYP.
inch
MAX.
MIN.
TYP.
MAX.
0.010
1.65
0.055
0.065
b
0.45
0.018
b1
0.25
0.010
D
25.4
1.000
E
8.5
0.335
e
2.54
0.100
e3
22.86
0.900
F
7.1
0.280
I
3.93
0.155
L
Z
3.3
0.130
1.34
0.053
P001J
8/10
74AC573
SO20 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
A
a1
inch
MAX.
MIN.
TYP.
2.65
0.10
0.104
0.20
a2
MAX.
0.004
0.007
2.45
0.096
b
0.35
0.49
0.013
0.019
b1
0.23
0.32
0.009
0.012
C
0.50
0.020
c1
45° (typ.)
D
12.60
13.00
0.496
0.512
E
10.00
10.65
0.393
0.419
e
1.27
0.050
e3
11.43
0.450
F
7.40
7.60
0.291
0.299
L
0.50
1.27
0.19
0.050
M
S
0.75
0.029
8° (max.)
P013L
9/10
74AC573
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No
license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned
in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express
written approval of SGS-THOMSON Microelectonics.
 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A
.
10/10