SANYO LV8829LF

Ordering number : ENA1801
Bi-CMOS IC
LV8829LF
For Brushless Motor Drive
PWM Driver IC
Overview
The LV8829LF is a PWM-type driver IC designed for 3-phase brushless motors. It enables the rotational speed to be
controlled by inputting an external PWM pulse signal and varying the duty factor. The IC incorporates a latch-type
constraint protection circuit.
Features
• IO max = 1.5A (built-in output Tr)
• Speed control and synchronous rectification using direct PWM input (supports 3.3V inputs)
• 1-Hall FG output
• Latch type constraint protection circuit (the latch is released by S/S and F/R.)
• Forward/reverse switching circuit, Hall bias pin
• Power save circuit (Power save in stop mode)
• Current limiter circuit, Low-voltage protection circuit, Overheat protection circuit
• Charge pump circuit, 5V regulator output.
• Start/stop circuit (short brake when motor is to be stopped)
Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to
"standard application", intended for the use as general electronics equipment (home appliances, AV equipment,
communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be
intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace
instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety
equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case
of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee
thereof. If you should intend to use our products for applications outside the standard applications of our
customer who is considering such use and/or outside the scope of our intended standard applications, please
consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our
customer shall be solely responsible for the use.
Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate
the performance, characteristics, and functions of the described products in the independent state, and are not
guarantees of the performance, characteristics, and functions of the described products as mounted in the
customer' s products or equipment. To verify symptoms and states that cannot be evaluated in an independent
device, the customer should always evaluate and test devices mounted in the customer' s products or
equipment.
72110 SY PC 20100622-S00006 No.A1801-1/13
LV8829LF
Specifications
Absolute Maximum Ratings at Ta = 25°C
Parameter
Supply voltage
Symbol
Conditions
Ratings
Unit
VCC max
VCC pin
36
V
VG max
VG pin
42
V
Output current
IO max
t ≤ 500ms *1
1.5
A
Allowable power dissipation
Pd max1
Independent IC
0.2
W
Pd max2
Mounted on a circuit board.*2
1.35
W
Junction temperature
Tj max
150
°C
Operating temperature
Topr
-40 to +80
°C
Storage temperature
Tstg
-55 to +150
°C
*1 : Tj cannot exceed Tj max = 150°C
*2 : Specified circuit board : 40mm × 50mm × 0.8mm, glass epoxy (four-layer board)
Allowable Operating range at Ta = 25°C
Parameter
Symbol
Conditions
Ratings
Unit
Supply voltage range
VCC
8.0 to 35
V
5V constant voltage output current
IREG
0 to -10
mA
HB pin output current
IHB
0 to -200
μA
FG pin applied voltage
VFG
0 to 6
V
FG pin output current
IFG
0 to 10
mA
Electrical Characteristics at Ta = 25°C, VCC = 24V
Parameter
Symbol
Ratings
Conditions
min
Unit
typ
max
Supply current 1
ICC1
Supply current 2
ICC2
At stop
3.3
4.0
mA
0.7
0.8
mA
Low-side output ON resistance
RON (L1)
High-side output ON resistance
RON (H1)
IO = 1.0A
0.47
0.65
Ω
IO = -1.0A
0.67
0.9
Ω
Low-side output leak current
IL (L)
High-side output leak current
IL (H)
50
μA
Low-side diode forward voltage
VD (L1)
ID = -1.0A
1.0
1.2
V
High-side diode forward voltage
VD (H1)
ID = 1.0A
1.1
1.3
V
Output voltage
VREG
IO = -5mA
5.1
5.4
V
Line regulation
ΔV (REG1)
VCC = 8 to 35V, IO = -5mA
50
mV
Load regulation
ΔV (REG2)
IO = -5m to -10mA
100
mV
Output block
μA
-50
5V Constant-voltage Output
4.8
Hall Amplifier
μA
Input bias current
IB (HA)
-2
Common-mode input voltage range 1
VICM1
When using Hall elements
Common-mode input voltage range 2
VICM2
At one-side input bias (Hall IC application)
Hall input sensitivity
VHIN
SIN wave
Hysteresis width
ΔVIN (HA)
9
20
35
mV
Input voltage Low → High
VSLH
3
9
16
mV
Input voltage High → Low
VSHL
-19
-11
-5
mV
High level output voltage
VOH (CSD)
2.7
3.0
3.3
V
Low level output voltage
VOL (CSD)
0.9
1.1
1.3
V
0.3
VREG-1.7
V
0
VREG
V
80
mVp-p
CSD oscillator circuit
Amplitude
V (CSD)
1.6
1.9
2.2
Vp-p
External capacitor charge current
ICHG1 (CSD) VCHG1 = 2.0V
-14
-11.5
-9
μA
External capacitor discharge current
ICHG2 (CSD) VCHG2 = 2.0V
9.5
12
14.5
μA
Oscillation frequency
f (CSD)
C = 0.022μF (Design target value)
130
Hz
VCC+4.5
V
Charge pump output (VG pin)
Output voltage
VGOUT
Continued on next page.
No.A1801-2/13
LV8829LF
Continued from preceding page.
Parameter
Symbol
Ratings
Conditions
min
typ
Unit
max
CP1 pin
Output ON resistance (High level)
VOH (CP1)
ICP1 = -2mA
Output ON resistance (Low level)
VOL (CP1)
ICP1 = 2mA
Charge pump frequency
f (CP)
82
f (PWM)
Ω
500
700
350
500
Ω
103
124
kHz
41
51.5
62
kHz
0.19
0.21
0.23
V
150
165
180
°C
Internal PWM frequency
Oscillation frequency
Current limiter operation
Limiter voltage
VRF
Thermal shutdown operation
Thermal shutdown operation
TSD
*Design target value (junction temperature)
ΔTSD
*Design target value (junction temperature)
VHB
IHB = -100μA
temperature
Hysteresis width
°C
30
HB pin
Output voltage
3.4
3.6
3.8
V
3.95
4.15
4.35
V
0.2
0.3
0.4
V
Low-voltage protection (5V constant-voltage output detection)
Operation voltage
VSD
Hysteresis width
ΔVSD
FG pin (3FG pin)
Output ON resistance
VOL (FG)
IFG = 5mA
Output leak current
IL (FG)
VO = 5V
40
60
Ω
10
μA
S/S pin
High level input voltage
VIH (SS)
2.0
VREG
V
Low level input voltage
VIL (SS)
0
1.0
V
Input open voltage
VIO (SS)
VREG-2.2
VREG-2.0
VREG-1.8
V
Hysteresis width
VIS (SS)
0.25
0.33
0.4
V
High level input current
IIH (SS)
VSS = VREG
45
60
75
μA
Low level input current
IIL (SS)
VSS = 0V
-115
-90
-65
μA
kHz
PWMIN pin
Recommended input frequency
F (PWIN)
0.5
60
High level input voltage
VIH (PWIN)
2.0
VREG
V
Low level input voltage
VIL (PWIN)
0
1.0
V
Input open voltage
VIO (PWIN)
VREG-2.2
VREG-2.0
VREG-1.8
V
Hysteresis width
VIS (PWIN)
0.25
0.33
0.4
V
High level input current
IIH (PWIN)
VPWIN = VREG
45
60
75
μA
Low level input current
IIL (PWIN)
VPWIN = 0V
-115
-90
-65
μA
VIH (FR)
*Design target value
VREG
V
Low level input voltage
VIL (FR)
*Design target value
1.0
V
Input open voltage
VIO (FR)
Hysteresis width
VIS (FR)
*Design target value
High level input current
IIH (FR)
VF/R = VREG
Low level input current
IIL (FR)
VF/R = 0V
F/R pin
High level input voltage
2.0
0
VREG-2.2
VREG-2.0
VREG-1.8
V
0.25
0.33
0.4
V
45
60
75
μA
-115
-90
-65
μA
* : Design target value and no measurement is made.
No.A1801-3/13
LV8829LF
Package Dimensions
unit : mm (typ)
3400
Pd max – Ta
TOP VIEW
Allowable power dissipation, Pd max -- W
2
BOTTOM VIEW
SIDE VIEW
(2.4)
24
0.45
4.0
(2.4)
4.0
2 1
1 2
(0.75)
0.5
0.85 MAX
0.0 NOM
SIDE VIEW
(0.8)
0.25
Specified board : 40 × 50 × 0.8mm3
glass epoxy
(four-layer board)
1.5
1.35
1
0.756
0.5
0.2
0.112
0
--40
--20
0
20
40
60
80
100
Ambient temperature, Ta -- °C
SANYO : VQFN24K(4.0X4.0)
HB
PWMIN
CSD
F/R
FG
S/S
Pin Assignment
24
23
22
21
20
19
17
RF
IN2-
3
16
OUT2
IN2+
4
15
OUT3
IN1-
5
14
OUT1
IN1+
6
13
VG
7
8
9
10
11
12
VCC2
2
VCC1
IN3+
CP1
PGND
CP2
18
VREG
1
SGND
IN3-
No.A1801-4/13
LV8829LF
Three-phase logic truth table (IN = “High” indicates the state where IN+ > IN-.)
F/R = ⎡H⎦
F/R = ⎡L⎦
IN1
IN2
IN3
H
L
H
L
H
L
L
L
H
H
L
L
L
H
L
L
H
H
L
L
H
F/R
IN1
Output
IN2
IN3
OUT1
OUT2
OUT3
H
L
H
H
L
H
M
L
M
L
H
H
M
L
H
H
H
L
H
H
L
M
L
L
H
M
H
L
H
L
M
H
L
Output
IN1
IN2
IN3
FG
H
L
H
L
H
L
L
L
H
H
L
L
H
L
H
L
L
H
H
H
L
L
H
H
S/S pin, PWMIN pin
Input state
S/S pin
PWMIN pin
High or Open
Stop (short brake)
Output OFF
Low
Start
Output ON
CSD function
When the S/S pin is in a STOP state
When the F/R pin is switched
When 0% duty is detected at the PWMIN pin input
When low-voltage condition is detected
When TSD condition is detected
→
→
→
→
→
Protection released and count reset
Protection released and count reset
Protection released and count reset
Protection released and count reset (Initial reset)
Stop counting
No.A1801-5/13
LV8829LF
Internal Equivalent Circuit and Sample External Component Circuit
F/R input
PWMIN input
F/R
F/R
S/S input
PWMIN
S/S
PWMIN
S/S
VREG
CSD
VREG
VCC
CSD
OSC
LVSD
VCC1
+
VCC2
MOSC
LDA
VG
TSD
CONTROL
CIRCUIT
CHARGE
PUMP
CP1
CP2
3FG
FG output
FG
OUT1
FG
DRIVER
HALL HYS AMP
IN1+ IN1- IN2+ IN2- IN3+ IN3-
HB
CURF
LIM
HB
OUT2
OUT3
RF
SGND PGND
VCC
No.A1801-6/13
LV8829LF
Pin Functions
Pin No.
1
2
3
4
5
6
Pin Name
IN3IN3+
IN2IN2+
IN1IN1+
Pin function
Hall input pin.
SGND
8
VREG
VREG
•High when IN+ > IN-.
Low in reverse relationship.
The input amplitude of over 100mVp-p
(differential) is desirable in the Hall
inputs. Insert a capacitor between the
IN+ and IN- pins if the noise on the Hall
signal is a problem.
7
Equivalent Circuit
500Ω
1
3
500Ω
5
2
4
6
Control circuit block ground pin.
5V regulator output pin (control circuit
power supply).
VCC
Insert a capacitor between this pin and
50Ω
ground for stabilization.
About 1μF is necessary.
8
9
CP2
Charge pump capacitor connection pin.
10
CP1
Insert capacitor between CP1 and CP2.
11
VCC1
Control power pin.
Insert a capacitor between this pin and
ground to prevent the influence of noise,
etc.
12
VCC2
Output power pin.
Insert a capacitor between this pin and
ground to prevent the influence of noise,
etc.
13
VG
Charge pump output pin.
(Upper-side FET gate power supply)
VCC
Insert a capacitor between this pin and
VCC.
300Ω
10
200Ω
CP
CG
13
9
Continued on next page.
No.A1801-7/13
LV8829LF
Continued from preceding page.
Pin No.
Pin Name
Pin function
14
OUT1
Output pin.
15
OUT3
PWM is controlled by the upper-side
16
OUT2
FET.
Equivalent Circuit
VCC
14 15 16
17
17
RF
Output current detection pin.
VREG
Insert a low resistance resistor (Rf)
between this pin and ground.
5kΩ
17
18
PGND
Out circuit block ground pin.
19
S/S
Pin to select the start/stop type.
Stop = High or open
VREG
Start = Low
50kΩ
5kΩ
19
75kΩ
20
FG
FG signal output pin.
1-Hall FG (IN1).
VREG
Open drain output.
20
Continued on next page.
No.A1801-8/13
LV8829LF
Continued from preceding page.
Pin No.
21
Pin Name
F/R
Pin function
Pin to select the forward/reverse type.
This pin goes to the high level when
Equivalent Circuit
VREG
open.
50kΩ
5kΩ
21
75kΩ
22
CSD
Pin to set the constraint protection circuit
operating time and initial reset pulse.
VREG
Insert a capacitor between this pin and
ground.
Insert a resistor in parallel with the
capacitor if the protection circuit is not to
500Ω
be used.
22
23
PWMIN
External PWM input pin.
Apply an external PWM input signal to
VREG
this pin.
(Input frequency range is from 0.5 to
50kΩ
60kHz.)
PWM ON = Low
5kΩ
PWM OFF = High or open
23
75kΩ
24
HB
HALL bias pin (3.6V output).
Connect an NPN transistor.
(See “5 Hall Input Signal.")
VREG
300Ω
250Ω
24
No.A1801-9/13
LV8829LF
Description of LV8829LF
1. Output Drive Circuit
This IC adopts a direct PWM drive method to reduce power loss in the output. It regulates the drive force of the motor
by changing the output on duty. The output PWM switching is performed by the upper-side output transistor.
The current regeneration route during the normal PWMOFF passes through the parasitic diode of the output DMOS.
This IC performs synchronous rectification, and is intended to reduce heat generation compared to diode regeneration.
2. Current Limiter Circuit
The current limiter circuit limits the output current peak value to a level determined by the equation I = VRF/Rf (VRF
= 0.21V (typical), Rf: current detection resistor). This circuit suppresses the output current by reducing the output on
duty.
The current limiter circuit has an operation delay (approx. 700ns) to detect reverse recovery current flowing in the
diode due to the PWM operation, and prevent a malfunction of the current limiting operation. If the coil resistance of
the motor is small, or the inductance is low, the current at startup (the state in which there is no back electromotive force
generated in the motor) will change rapidly. As a result, the operation delay may sometimes cause the current limiting
operation to take place at a value above the set current. In such a case, it is necessary to set the current limit value while
taking into consideration the increase in current due to the delay.
* Regarding the PWM frequency in the current limiter circuit
The PWM frequency in the current limiter circuit is determined by the internal reference oscillator, and is
approximately 50kHz.
3. Speed control method
Pulses are input to the PWMIN pin, and the output can be controlled by varying the duty cycle of these pulses.
When a low-level input voltage is applied to the PWMIN pin, the output at the PWM side (upper side) is set to ON.
When a high-level input voltage is applied to the PWMIN pin, the output at the PWM side (upper side) is set to OFF.
If it is necessary to input pulses using inverted logic, this can be done by adding an external transistor (NPN).
When the input to the PWMIN pin remains high-level for a certain period, the IC judges that the duty is 0%, causing the
CSD circuit count to be reset and the output from the HB pin to become low level.
4. Constraint Protection Circuit
The LV8829LF includes a constraint protection circuit for protecting the IC and the motor in a motor constraint mode.
This circuit operates when the motor is in an operation condition and the Hall signal does not switch over for a certain
period. Note that while this constraint protection is operating, the upper-side output transistor will be OFF.
Time setting is performed according to the capacitance of the capacitor connected to the CSD pin.
Set time (s) ≈ 90 × C (μF)
When a 0.022μF capacitor is connected, the protection time becomes approximately 2.0 seconds. The set time must be
selected to a value that provides adequate margin with respect to the motor startup time.
Conditions for releasing the constraint protection state:
• When the S/S pin is in a STOP state
→ Protection released and count reset
• When the F/R pin is switched
→ Protection released and count reset
• When 0% duty is detected at the PWMIN pin input → Protection released and count reset
• When low-voltage condition is detected
→ Protection released and count reset (Initial reset)
(• When TSD condition is detected
→ Stop counting)
The CSD pin also functions as the initial reset pulse generation pin. If it is connected to ground, the logic circuit will go
into a reset state, preventing speed control from taking place. Consequently, when not using constraint protection,
connect a resistor of approximately 220kΩ and a capacitor of about 4700pF in parallel to ground.
No.A1801-10/13
LV8829LF
5. Hall Input Signal
A pulse input with the amplitude in excess of the hysteresis (35mV maximum) is required for the Hall inputs.
It is desirable that the amplitude of the Hall input signal be 100mVp-p or more in consideration of the effect of noise
and phase displacement.
If disturbances to the output waveform (during phase switching) occur due to noise, connect a capacitor between the
Hall input pins to prevent such disturbances. In the constraint protection circuit, the Hall input is utilized as a judgment
signal. Although the circuit ignores a certain amount of noise, caution is necessary.
If all three phases of the Hall input signal go to the same input state (HHH or LLL), the outputs are all set to the OFF
state.
If the Hall IC is used, fixing one side of the inputs (either the + or – side) at a voltage within the common-mode input
voltage range (between 0.3V and VREG-1.7V) allows the other input side to be used as an input over the 0V to VREG
range.
○ Method of connecting Hall elements
Type (1) connection (three Hall elements connected in series)
Advantages
• Because the current flowing in Hall elements can be shared by connecting the Hall elements in series, the current
consumption is less than that of a parallel-connected arrangement.
• The use of a current limiting resistor can be eliminated.
• Fluctuations of amplitude with temperature are reduced.
Disadvantages
• Because only 1V can be applied to one Hall device, there is a possibility that adequate amplitude cannot be
obtained.
• The current flowing in the Hall elements varies with temperature.
Type (2) connection (three Hall elements connected in parallel)
Advantages
• The current flowing in the Hall elements can be determined by the current limiting resistor.
• The voltage applied to the Hall elements can be varied, enabling adequate amplitude to be obtained.
Disadvantages
• Because it is necessary to supply current separately to each Hall element, the current consumption becomes large.
• A current limiting resistor is necessary.
• The amplitude varies with temperature.
(1)
(2)
VCC
VCC
HB
HB
3V Constant-voltage Output
3V Constant-voltage Output
○ HB pin
The HB pin is used for cutting off the current flowing in the Hall elements during standby (for saving electricity).
The output from the HB pin is set to OFF in the following cases.
• When the S/S pin is in a STOP state
• When 0% duty is detected at the PWMIN pin input
No.A1801-11/13
LV8829LF
6. Power Saving Circuit (Start/Stop circuit)
To save power when the LV8829LF is in the stop state, most of the circuit is stopped, aiming at reducing current
consumption. If the Hall bias pin is used, the current consumption in the power-saving mode will be approximately
700μA. Even in the power-saving mode, a 5V regulator voltage is output. Also, in the power-saving mode, the IC is in
a short break state. (lower-side shorted)
7. Power Supply Stabilization
This IC generates a large output current, and employs a switching drive method, so the power supply line level can be
disturbed easily. For this reason, it is necessary to connect a capacitor (electrolytic) of sufficient capacitance between
the VCC pin and ground to ensure a stable voltage. Connect the ground side of the capacitor to the PGND pin, which is
the power ground, as close as possible to the pin. If it is not possible to connect a capacitor of sufficiently large
capacitance close to the pin, connect a ceramic capacitor of approximately 0.1μF to the vicinity of the pin.
If diodes are inserted in the power supply line to prevent IC destruction resulting from reverse-connecting the power
supply, the power supply lines are even more easily disrupted. And even larger capacitor is required.
8. VREG Stabilization
To stabilize the VREG voltage, which is the power supply for the control circuit, connect a capacitor of 0.1μF or larger.
Connect the ground of this capacitor as close as possible to the control block ground (SGND pin) of the IC.
9. Charge pump Circuit
The voltage is stepped-up by the charge pump circuit, causing the gate voltage of the upper-side output FET to be
generated. The voltage is stepped-up by capacitor CP connected between pins CP1 and CP2, causing charge to
accumulate in capacitor CG connected between pins VG and VCC. The capacitance of CP and CG must always satisfy
the following relationship.
CG ≥ 4 × CP
Charging and discharging of capacitor CP take place based on a frequency of 100kHz. When the capacitance of
capacitor CP is large, the current supply capability of power supply VG will increase. However, if the capacitance is
too large, the charging and discharging operations will be insufficient. The larger the capacitance of capacitor CG, the
more stable voltage VG will become. However, if the capacitance is made too large, the period during which voltage
VG is generated when the power is switched ON will become long, so caution is necessary.
The capacitance settings of CP and CG should be the following.
CP = 0.01μF
CG = 0.1μF
10. Metal part at the rear of the IC
The metal part at the rear of the IC (exposed die-pad) constitutes the sub ground of the IC, so connect it to the control
ground (SGND pin) and power ground pin (PGND) at points close to the IC.
No.A1801-12/13
LV8829LF
SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using
products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition
ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd.
products described or contained herein.
SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all
semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or
malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise
to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt
safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not
limited to protective circuits and error prevention circuits for safe design, redundant design, and structural
design.
In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are
controlled under any of applicable local export control laws and regulations, such products may require the
export license from the authorities concerned in accordance with the above law.
No part of this publication may be reproduced or transmitted in any form or by any means, electronic or
mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise,
without the prior written consent of SANYO Semiconductor Co.,Ltd.
Any and all information described or contained herein are subject to change without notice due to
product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the
SANYO Semiconductor Co.,Ltd. product that you intend to use.
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed
for volume production.
Upon using the technical information or products described herein, neither warranty nor license shall be granted
with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third
party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's
intellctual property rights which has resulted from the use of the technical information and products mentioned
above.
This catalog provides information as of July, 2010. Specifications and information herein are subject
to change without notice.
PS No.A1801-13/13