ONSEMI NST3904DP6T5G

NST3904DP6T5G
Dual General Purpose
Transistor
The NST3904DP6T5G device is a spin−off of our popular
SOT−23/SOT−323/SOT−563 three−leaded device. It is designed for
general purpose amplifier applications and is housed in the SOT−963
six−leaded surface mount package. By putting two discrete devices in
one package, this device is ideal for low−power surface mount
applications where board space is at a premium.
http://onsemi.com
Features
•
•
•
•
•
•
hFE, 100−300
Low VCE(sat), ≤ 0.4 V
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
This is a Pb−Free Device
(3)
(2)
(1)
Q1
Q2
(4)
(5)
(6)
NST3904DP6T5G
MAXIMUM RATINGS
Rating
Collector −Emitter Voltage
Symbol
Value
Unit
VCEO
40
Vdc
6
5
4
Collector −Base Voltage
VCBO
60
Vdc
Emitter −Base Voltage
VEBO
6.0
Vdc
IC
200
mAdc
ESD
Class
2
B
Symbol
Max
Unit
PD
240
1.9
mW
mW/°C
RqJA
520
°C/W
PD
280
2.2
mW
mW/°C
RqJA
446
°C/W
Symbol
Max
Unit
PD
350
2.8
mW
mW/°C
RqJA
357
°C/W
PD
420
3.4
mW
mW/°C
Device
Package
Shipping†
Thermal Resistance, Junction-to-Ambient
(Note 2)
RqJA
297
°C/W
NST3904DP6T5G
SOT−963
(Pb−Free)
8000/Tape & Reel
Junction and Storage Temperature Range
TJ, Tstg
−55 to
+150
°C
Collector Current − Continuous
Electrostatic Discharge
HBM
MM
1
Characteristic (Single Heated)
Thermal Resistance, Junction-to-Ambient
(Note 1)
Total Device Dissipation TA = 25°C
Derate above 25°C (Note 2)
Thermal Resistance, Junction-to-Ambient
(Note 2)
Characteristic (Dual Heated) (Note 3)
Total Device Dissipation TA = 25°C
Derate above 25°C (Note 1)
Thermal Resistance, Junction-to-Ambient
(Note 1)
Total Device Dissipation TA = 25°C
Derate above 25°C (Note 2)
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. FR−4 @ 100 mm2, 1 oz. copper traces, still air.
2. FR−4 @ 500 mm2, 1 oz. copper traces, still air.
3. Dual heated values assume total power is sum of two equally powered channels.
© Semiconductor Components Industries, LLC, 2008
April, 2008 − Rev. 0
3
SOT−963
CASE 527AD
PLASTIC
THERMAL CHARACTERISTICS
Total Device Dissipation TA = 25°C
Derate above 25°C (Note 1)
2
1
MARKING DIAGRAM
1
EMG
G
E = Device Code
M = Date Code
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
Publication Order Number:
NST3904DP6/D
NST3904DP6T5G
ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted)
Characteristic
Symbol
Min
Max
Unit
Collector −Emitter Breakdown Voltage (Note 4) (IC = 1.0 mAdc, IB = 0)
V(BR)CEO
40
−
Vdc
Collector −Base Breakdown Voltage (IC = 10 mAdc, IE = 0)
V(BR)CBO
60
−
Vdc
Emitter −Base Breakdown Voltage (IE = 10 mAdc, IC = 0)
V(BR)EBO
6.0
−
Vdc
Collector Cutoff Current (VCE = 30 Vdc, VEB = 3.0 Vdc)
ICEX
−
50
nAdc
40
70
100
60
30
−
−
300
−
−
−
−
0.2
0.3
0.65
−
0.85
0.95
OFF CHARACTERISTICS
ON CHARACTERISTICS (Note 4)
DC Current Gain
(IC = 0.1 mAdc, VCE = 1.0 Vdc)
(IC = 1.0 mAdc, VCE = 1.0 Vdc)
(IC = 10 mAdc, VCE = 1.0 Vdc)
(IC = 50 mAdc, VCE = 1.0 Vdc)
(IC = 100 mAdc, VCE = 1.0 Vdc)
hFE
Collector −Emitter Saturation Voltage
(IC = 10 mAdc, IB = 1.0 mAdc)
(IC = 50 mAdc, IB = 5.0 mAdc)
VCE(sat)
Base −Emitter Saturation Voltage
(IC = 10 mAdc, IB = 1.0 mAdc)
(IC = 50 mAdc, IB = 5.0 mAdc)
VBE(sat)
−
Vdc
Vdc
SMALL−SIGNAL CHARACTERISTICS
Current −Gain − Bandwidth Product (IC = 10 mAdc, VCE = 20 Vdc, f = 100 MHz)
fT
200
−
MHz
Output Capacitance (VCB = 5.0 Vdc, IE = 0, f = 1.0 MHz)
Cobo
−
4.0
pF
Input Capacitance (VEB = 0.5 Vdc, IC = 0, f = 1.0 MHz)
Cibo
−
8.0
pF
Noise Figure (VCE = 5.0 Vdc, IC = 100 mAdc, RS = 1.0 k W, f = 1.0 kHz)
NF
−
5.0
dB
SWITCHING CHARACTERISTICS
Delay Time
(VCC = 3.0 Vdc, VBE = − 0.5 Vdc)
td
−
35
Rise Time
(IC = 10 mAdc, IB1 = 1.0 mAdc)
tr
−
35
Storage Time
(VCC = 3.0 Vdc, IC = 10 mAdc)
ts
−
275
Fall Time
(IB1 = IB2 = 1.0 mAdc)
tf
−
50
ns
ns
4. Pulse Test: Pulse Width ≤ 300 ms; Duty Cycle ≤ 2.0%.
400
IC/IB = 10
0.23
VCE(sat) = 150°C
hFE, DC CURRENT GAIN (V)
VCE(sat), COLLECTOR−EMITTER
SATURATION VOLTAGE (V)
0.28
0.18
25°C
0.13
−55°C
0.08
0.03
350 150°C (5.0 V)
300 150°C (1.0 V)
250
25°C (5.0 V)
200
25°C (1.0 V)
150 −55°C (5.0 V)
100 −55°C (1.0 V)
50
0
0.0001
0.001
0.01
0.1
IC, COLLECTOR CURRENT (A)
1
Figure 1. Collector Emitter Saturation Voltage vs.
Collector Current
0.0001
0.001
0.01
0.1
IC, COLLECTOR CURRENT (A)
Figure 2. DC Current Gain vs. Collector Current
http://onsemi.com
2
1
NST3904DP6T5G
0.9
−55°C
0.8
0.7
25°C
0.6
0.5
0.4 150°C
0.3
0.0001
0.001
0.01
0.1
1
0.9
0.7
25°C
0.6
0.5
0.4 150°C
0.3
0.0001
0.001
0.01
0.1
1
IC, COLLECTOR CURRENT (A)
Figure 3. Base Emitter Saturation Voltage vs.
Collector Current
Figure 4. Base Emitter Turn−On Voltage vs.
Collector Current
8.0
1.8
7.5
IC = 100 mA
1.6
1.4
80 mA
1.2
1.0
0.8
60 mA
0.6
0.2
0
−55°C
0.8
2.0
0.4
VCE = 2.0 V
1.0
IC, COLLECTOR CURRENT (A)
Cibo, INPUT CAPACITANCE (pF)
VCE(sat), COLLECTOR−EMITTER
SATURATION VOLTAGE (V)
VBE(on), BASE−EMITTER TURN−ON
VOLTAGE (V)
1.0
1.1
IC/IB = 10
40 mA
20 mA
0.0001
0.001
0.01
7.0
6.5
6.0
5.5
Cib
5.0
4.5
4.0
3.5
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
Ib, BASE CURRENT (A)
Veb, EMITTER BASE VOLTAGE (V)
Figure 5. Saturation Region
Figure 6. Input Capacitance
3.0
Cobo, OUTPUT CAPACITANCE (pF)
VBE(sat), BASE−EMITTER
SATURATION VOLTAGE (V)
1.1
2.5
2.0
1.5
Cob
1.0
0.5
0
5.0
10
15
20
25
Vcb, COLLECTOR BASE VOLTAGE (V)
Figure 7. Output Capacitance
http://onsemi.com
3
30
4.5 5.0
NST3904DP6T5G
PACKAGE DIMENSIONS
SOT−963
CASE 527AD−01
ISSUE B
D
6
5
A
B
A
L
4
HE
E
1 2
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD
FINISH THICKNESS. MINIMUM LEAD THICKNESS
IS THE MINIMUM THICKNESS OF BASE MATERIAL.
C
3
e
6X
C
b
0.08 C A
MILLIMETERS
MIN
NOM
MAX
0.34
0.37
0.40
0.10
0.15
0.20
0.07
0.12
0.17
0.95
1.00
1.05
0.75
0.80
0.85
0.35 BSC
0.05
0.10
0.15
0.95
1.00
1.05
DIM
A
b
C
D
E
e
L
HE
B
MIN
INCHES
NOM
MAX
0.004
0.003
0.037
0.03
0.006 0.008
0.005 0.007
0.039 0.041
0.032 0.034
0.014 BSC
0.002 0.004 0.006
0.037 0.039 0.041
SOLDERING FOOTPRINT*
0.35
0.014
0.35
0.014
0.90
0.0354
0.20
0.08
0.20
0.08
SCALE 20:1
mm Ǔ
ǒinches
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
4
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
NST3904DP6/D