TI DSD1791DB

'!!!0 !,'&$%
!" (/#% %$!'"($%
SLES072A − MARCH 2003 − REVISED JANUARY 2004
FEATURES
D Supports both DSD and PCM Formats
D 24-Bit Resolution
D Analog Performance:
D
D
D
D
D
D
− Dynamic Range: 113 dB
− THD+N: 0.001%
− Full-Scale Output: 2.1 V RMS (at Postamp)
Differential Voltage Output: 3.2 Vp-p
8× Oversampling Digital Filter:
− Stop-Band Attenuation: –82 dB
− Pass-Band Ripple: ±0.002 dB
Sampling Frequency: 10 kHz to 200 kHz
System Clock: 128, 192, 256, 384, 512, or
768 fS With Autodetect
Accepts 16-, 20-, and 24-Bit PCM Audio Data
PCM Data Formats: Standard, I2S, and
Left-Justified
DSD Format Interface Available
D
D Optional Interface to External Digital Filter or
DSP Available
D TDMCA Interface Available
D User-Programmable Mode Controls:
D
− Digital Attenuation: 0 dB to –120 dB,
0.5 dB/Step
− Digital De-Emphasis
− Digital Filter Rolloff: Sharp or Slow
− Soft Mute
− Zero Flag for Each Output/PCM and DSD
Formats
Dual Supply Operation:
− 5-V Analog, 3.3-V Digital
D 5-V Tolerant Digital Inputs
D Small 28-Lead SSOP Package, Lead-Free
Product
APPLICATIONS
D
D
D
D
D
D
D
A/V Receivers
SACD Players
DVD Players
HDTV Receivers
Car Audio Systems
Digital Multitrack Recorders
Other Applications Requiring 24-Bit Audio
DESCRIPTION
The DSD1791 is a monolithic CMOS integrated circuit that
includes stereo digital-to-analog converters and support
circuitry in a small 28-lead SSOP package. The data
converters use TI’s advanced segment DAC architecture
to achieve excellent dynamic performance and improved
tolerance to clock jitter. The DSD1791 provides balanced
voltage outputs, allowing the user to optimize analog
performance externally. The DSD1791 accepts PCM and
DSD audio data formats, providing easy interfacing to
audio DSP and decoder chips. The DSD1791 also accepts
interface to external digital filter devices (DF1704,
DF1706, PMD200). Sampling rates up to 200 kHz are
supported. A full set of user-programmable functions is
accessible through an SPI control port, which supports
register write and readback functions. The DSD1791 also
supports the time-division-multiplexed command and
audio (TDMCA) data format.
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate
precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to
damage because very small parametric changes could cause the device not to meet its published specifications.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
!"#$ % &'!!($ #% )'*+&#$ ,#$(- !,'&$%
&!" $ %)(&&#$% )(! $.( $(!"% (/#% %$!'"($% %$#,#!, 0#!!#$1!,'&$ )!&(%%2 ,(% $ (&(%%#!+1 &+',( $(%$2 #++ )#!#"($(!%-
Copyright  2004, Texas Instruments Incorporated
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
ORDERING INFORMATION
PRODUCT
PACKAGE
PACKAGE CODE
OPERATION
TEMPERATURE
RANGE
PACKAGE
MARKING
DSD1791DB
28-lead SSOP
28DB
−25°C to 85°C
DSD1791
ORDERING
NUMBER
TRANSPORT
MEDIA
DSD1791DB
Tube
DSD1791DBR
Tape and reel
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted(1)
DSD1791
Supply voltage
VCCF, VCCL, VCCC, VCCR
VDD
−0.3 V to 6.5 V
−0.3 V to 4 V
±0.1 V
Supply voltage differences: VCCF, VCCL, VCCC, VCCR
±0.1 V
Ground voltage differences: AGNDF, AGNDL, AGNDC, AGNDR, DGND
Digital input voltage
PLRCK, PDATA, PBCK, DSDL, DSDR, DBCK, MS(2), MDI(2), MC, SCK, RST
ZEROL, ZEROR, MS(3), MDI(3)
–0.3 V to 6.5 V
–0.3 V to (VDD + 0.3 V) < 4 V
–0.3 V to (VCC + 0.3 V) < 6.5 V
Analog input voltage
±10 mA
Input current (any pins except supplies)
Ambient temperature under bias
–40°C to 125°C
Storage temperature
–55°C to 150°C
Junction temperature
150°C
Lead temperature (soldering)
260°C, 5 s
Package temperature (IR reflow, peak)
260°C
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input mode
(3) Output mode
ELECTRICAL CHARACTERISTICS
all specifications at TA = 25°C, VCC = 5 V, VDD = 3.3 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data, unless otherwise noted
DSD1791DB
PARAMETER
MIN
RESOLUTION
TYP
MAX
24
UNIT
Bits
DATA FORMAT (PCM Mode)
fS
Audio data interface format
Standard, I2S, left justified
Audio data bit length
16-, 20-, 24-bit selectable
Audio data format
MSB first, 2s complement
Sampling frequency
System clock frequency
10
200
kHz
128, 192, 256, 384, 512, 768 fS
DATA FORMAT (DSD Mode)
Audio data interface format
fS
Audio data bit length
1 Bit
Sampling frequency
2.8224
System clock frequency
2
DSD (direct stream digital)
2.8224
MHz
11.2896
MHz
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
ELECTRICAL CHARACTERISTICS (Continued)
all specifications at TA = 25°C, VCC = 5 V, VDD = 3.3 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data, unless otherwise noted
DSD1791DB
PARAMETER
TEST CONDITIONS
MIN
TYP
UNIT
MAX
DIGITAL INPUT/OUTPUT
Logic family
TTL compatible
VIH
VIL
2
Input logic level
IIH
IIL
Input logic current
VIN = VDD
VIN = 0 V
VOH
VOL
Output logic level
IOH = –2 mA
IOL = 2 mA
0.8
10
–10
VDC
µA
A
2.4
0.4
VDC
DYNAMIC PERFORMANCE (PCM MODE) (1)
THD+N at VOUT = 0 dB
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
EIAJ, A-weighted, fS = 44.1 kHz
Dynamic range
0.003%
110
113
113
EIAJ, A-weighted, fS = 192 kHz
113
110
113
EIAJ, A-weighted, fS = 192 kHz
113
fS = 44.1 kHz
fS = 96 kHz
Level linearity error
fS = 192 kHz
VOUT = –120 dB
106
dB
113
EIAJ, A-weighted, fS = 96 kHz
Channel separation
0.002%
0.0015%
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 44.1 kHz
Signal-to-noise ratio
0.001%
dB
110
110
dB
109
±1
dB
DYNAMIC PERFORMANCE (DSD MODE) (1) (2)
THD+N at VOUT = 0 dB
2.1 V rms
Dynamic range
–60 dB, EIAJ, A-weighted
0.001%
113
dB
Signal-to-noise ratio
EIAJ, A-weighted
113
dB
ANALOG OUTPUT
Gain error
Gain mismatch, channel-to-channel
–8
±3
8
% of FSR
–3
±0.5
3
% of FSR
–2
±0.5
2
% of FSR
Bipolar zero error
At BPZ
Differential output voltage (3)
Bipolar zero voltage (3)
Full scale (0 dB)
3.2
V p-p
At BPZ
1.4
V
Load impedance (3)
R1 = R2
1.7
kΩ
(1) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 33. Analog performance specifications
are measured using the System Twot Cascade audio measurement system by Audio Precisiont in the averaging mode. For all
sampling-frequency operations, measurement bandwidth is limited with a 20-kHz AES17 filter.
(2) Analog performance in the DSD mode is specified as the DSD modulation index of 100%. This is equivalent to PCM mode performance at 44.1 kHz
and 64 fS.
(3) These parameters are defined at the DSD1791 output pins. Load impedances, R1 and R2, are input resistors of the postamplifier. They are defined
as dc loads.
Audio Precision and System Two are trademarks of Audio Precision, Inc.
Other trademarks are the property of their respective owners.
3
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
ELECTRICAL CHARACTERISTICS (Continued)
all specifications at TA = 25°C, VCC = 5 V, VDD = 3.3 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data, unless otherwise noted
DSD1791DB
PARAMETER
TEST CONDITIONS
MIN
TYP
UNIT
MAX
DIGITAL FILTER PERFORMANCE
±0.1
De-emphasis error
dB
FILTER CHARACTERISTICS-1: SHARP ROLLOFF
Pass band
±0.002 dB
0.454 fS
–3 dB
Stop band
0.49 fS
0.546 fS
±0.002
Pass-band ripple
Stop-band attenuation
Stop band = 0.546 fS
–75
Stop band = 0.567 fS
−82
Delay time
dB
dB
29/fS
s
FILTER CHARACTERISTICS-2: SLOW ROLLOFF
Pass band
±0.04 dB
0.274 fS
–3 dB
Stop band
0.454 fS
0.732 fS
±0.002
Pass-band ripple
Stop-band attenuation
Stop band = 0.732 fS
–82
Delay time
dB
dB
29/fS
s
POWER SUPPLY REQUIREMENTS
VDD
VCC
Voltage range
IDD
Supply current (1)
ICC
Supply current (1)
Power dissipation (1)
3
3.3
3.6
VDC
4.5
5
5.5
VDC
6.5
8
fS = 44.1 kHz
fS = 96 kHz
13.5
fS = 192 kHz
fS = 44.1 kHz
28
fS = 96 kHz
fS = 192 kHz
15
14
mA
16
mA
16
fS = 44.1 kHz
fS = 96 kHz
120
90
fS = 192 kHz
170
110
mW
TEMPERATURE RANGE
Operation temperature
θJA
Thermal resistance
(1) Input is BPZ data.
4
–25
28-pin SSOP
85
100
°C
°C/W
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
PIN ASSIGNMENTS
DSD1791
(TOP VIEW)
PLRCK
PBCK
PDATA
DBCK
SCK
RST
VDD
DGND
AGNDF
VCCR
AGNDR
VOUTR−
VOUTR+
VCOM
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
MS
MC
MDI
DSDL
DSDR
ZEROL
ZEROR
VCCF
VCCL
AGNDL
VOUTL−
VOUTL+
AGNDC
VCCC
5
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Terminal Functions
TERMINAL
NAME
PIN
I/O
DESCRIPTIONS
AGNDC
16
−
Analog ground (internal bias and current DAC)
AGNDF
9
−
Analog ground (DACFF)
AGNDL
19
−
Analog ground (L-channel I/V)
AGNDR
11
−
DBCK
4
I
Analog ground (R-channel I/V)
Bit clock input for DSD mode (1)
DGND
8
−
Digital ground
DSDL
25
I
DSDR
24
I
L-channel audio data input for DSD mode (1)
R-channel audio data input for DSD mode (1)
MC
27
I
MDI
26
I/O
MS
28
I/O
PBCK
2
I
Mode control chip select input (2)
Bit clock input for PCM mode (1)
PDATA
3
I
Serial audio data input for PCM mode (1)
PLRCK
1
I
RST
6
I
Left and right clock (fS) input for PCM mode (1)
Reset (1)
SCK
5
I
System clock input (1)
VCCC
VCCF
15
−
Analog power supply (internal bias and current DAC), 5 V
21
−
Analog power supply (DACFF), 5 V
VCCL
VCCR
20
−
Analog power supply (L-channel I/V), 5 V
10
−
Analog power supply (R-channel I/V), 5 V
VCOM
VDD
14
−
Internal bias decoupling pin
7
−
Digital power supply, 3.3 V
VOUTL+
VOUTL–
17
O
L-channel analog voltage output +
18
O
L-channel analog voltage output –
VOUTR+
VOUTR–
13
O
R-channel analog voltage output +
12
O
R-channel analog voltage output –
ZEROL
23
O
Zero flag for L-channel
Mode control clock input (1)
Mode control data input (2)
ZEROR
22
O
Zero flag for R-channel
(1) Schmitt-trigger input, 5-V tolerant
(2) Schmitt-trigger input and output. 5-V tolerant input and CMOS output.
6
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
FUNCTIONAL BLOCK DIAGRAM
PLRCK
DSDL
DSDR
RST
Bias
and
Vref
VCOM
Current
Segment
DAC
and
I/V Buffer
Function
Control
I/F
MS
VOUTR+
VOUTR−
D/S and Filter
VCCL
AGNDC
VCCF
AGNDF
VDD
Power Supply
DGND
Zero
Detect
System
Clock
Manager
SCK
ZEROL
ZEROR
VOUTL+
AGNDL
MC
Advanced
Segment
DAC
Modulator
VCCR
MDI
VOUTL−
D/S and Filter
8
Oversampling
Digital
Filter
and
Function
Control
DBCK
AGNDR
PDATA
Current
Segment
DAC
and
I/V Buffer
Audio
Data Input
I/F
VCCC
PBCK
7
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
TYPICAL PERFORMANCE CURVES
DIGITAL FILTER
Digital Filter Response
AMPLITUDE
vs
FREQUENCY
AMPLITUDE
vs
FREQUENCY
0
3
0.003
−20
2
0.002
Amplitude − dB
Amplitude − dB
−40
−60
−80
−100
1
0.001
0
−1
−0.001
−120
−2
−0.002
−140
−160
0
1
2
3
−3
−0.003
0.0
4
0.1
Frequency [× fS]
0.2
0.3
0.4
0.5
Frequency [× fS]
Figure 1. Frequency Response, Sharp Rolloff
Figure 2. Pass-Band Ripple, Sharp Rolloff
AMPLITUDE
vs
FREQUENCY
AMPLITUDE
vs
FREQUENCY
0
0
−2
−20
−4
−6
Amplitude − dB
Amplitude − dB
−40
−60
−80
−8
−10
−12
−14
−100
−16
−120
−18
−140
0
1
2
3
4
Frequency [× fS]
Figure 3. Frequency Response, Slow Rolloff
8
−20
0.0
0.1
0.2
0.3
0.4
0.5
0.6
Frequency [× fS]
Figure 4. Transition Characteristics, Slow Rolloff
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
De-Emphasis Filter
DE-EMPHASIS LEVEL
vs
FREQUENCY
DE-EMPHASIS ERROR
vs
FREQUENCY
0
0.5
fS = 32 kHz
−1
0.3
De-emphasis Error − dB
−2
De-emphasis Level − dB
fS = 32 kHz
0.4
−3
−4
−5
−6
−7
0.2
0.1
−0.0
0.0
−0.1
−0.2
−8
−0.3
−9
−0.4
−10
−0.5
0
2
4
6
8
10
12
14
0
2
4
f − Frequency − kHz
Figure 5
8
10
12
14
Figure 6
DE-EMPHASIS LEVEL
vs
FREQUENCY
DE-EMPHASIS ERROR
vs
FREQUENCY
0
0.5
fS = 44.1 kHz
−1
fS = 44.1 kHz
0.4
0.3
De-emphasis Error − dB
−2
De-emphasis Level − dB
6
f − Frequency − kHz
−3
−4
−5
−6
−7
0.2
0.1
0.0
−0.0
−0.1
−0.2
−8
−0.3
−9
−0.4
−10
−0.5
0
2
4
6
8
10
12
14
f − Frequency − kHz
Figure 7
16
18
20
0
2
4
6
8
10
12
14
16
18
20
f − Frequency − kHz
Figure 8
9
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
De-Emphasis Filter (Continued)
DE-EMPHASIS LEVEL
vs
FREQUENCY
DE-EMPHASIS ERROR
vs
FREQUENCY
0
0.5
fS = 48 kHz
−1
0.3
De-emphasis Error − dB
De-emphasis Level − dB
−2
−3
−4
−5
−6
−7
0.2
0.1
−0.0
0.0
−0.1
−0.2
−8
−0.3
−9
−0.4
−10
−0.5
0
2
4
6
8
10
12
14
f − Frequency − kHz
Figure 9
10
fS = 48 kHz
0.4
16
18
20
22
0
2
4
6
8
10
12
14
f − Frequency − kHz
Figure 10
16
18
20
22
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
ANALOG DYNAMIC PERFORMANCE
Supply Voltage Characteristics
TOTAL HARMONIC DISTORTION + NOISE
vs
SUPPLY VOLTAGE
DYNAMIC RANGE
vs
SUPPLY VOLTAGE
118
116
fS = 192 kHz
Dynamic Range − dB
THD+N − Total Harmonic Distortion + Noise − %
0.01
fS = 96 kHz
0.001
fS = 44.1 kHz
fS = 96 kHz
114
fS = 44.1 kHz
112
fS = 192 kHz
110
0.0001
4.00 4.25 4.50
4.75 5.00 5.25
108
4.00 4.25 4.50
5.50 5.75 6.00
VCC − Supply Voltage − V
Figure 11
5.50 5.75 6.00
Figure 12
SIGNAL-to-NOISE RATIO
vs
SUPPLY VOLTAGE
CHANNEL SEPARATION
vs
SUPPLY VOLTAGE
118
114
112
116
114
fS = 96 kHz
112
fS = 44.1 kHz
fS = 192 kHz
110
Channel Separation − dB
SNR − Signal-to-Noise Ratio − dB
4.75 5.00 5.25
VCC − Supply Voltage − V
fS = 44.1 kHz
110
fS = 96 kHz
fS = 192 kHz
108
106
104
108
4.00 4.25 4.50
4.75 5.00 5.25
5.50 5.75 6.00
VCC − Supply Voltage − V
Figure 13
102
4.00 4.25 4.50
4.75 5.00 5.25
5.50 5.75 6.00
VCC − Supply Voltage − V
Figure 14
NOTE: PCM mode, TA = 25°C, VDD = 3.3 V
11
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Temperature Characteristics
TOTAL HARMONIC DISTORTION + NOISE
vs
FREE-AIR TEMPERATURE
DYNAMIC RANGE
vs
FREE-AIR TEMPERATURE
118
116
fS = 192 kHz
Dynamic Range − dB
THD+N − Total Harmonic Distortion + Noise − %
0.01
fS = 96 kHz
0.001
fS = 44.1 kHz
fS = 96 kHz
fS = 44.1 kHz
114
fS = 192 kHz
112
110
0.0001
−50
−25
0
25
50
75
108
−50
100
TA − Free-Air Temperature − °C
−25
Figure 15
116
112
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz
110
75
100
fS = 44.1 kHz
110
fS = 96 kHz
fS = 192 kHz
108
106
−25
0
25
50
TA − Free-Air Temperature − °C
Figure 17
NOTE: PCM mode, VDD = 3.3 V, VCC = 5 V.
12
Channel Separation − dB
SNR − Signal-to-Noise Ration − dB
114
108
−50
50
CHANNEL SEPARATION
vs
FREE-AIR TEMPERATURE
118
112
25
Figure 16
SIGNAL-to-NOISE RATIO
vs
FREE-AIR TEMPERATURE
114
0
TA − Free-Air Temperature − °C
75
100
104
−50
−25
0
25
50
TA − Free-Air Temperature − °C
Figure 18
75
100
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
AMPLITUDE
vs
FREQUENCY
−50
−50
−60
−60
−70
−70
−80
−80
−90
−90
Amplitude − dB
Amplitude − dB
AMPLITUDE
vs
FREQUENCY
−100
−110
−120
−100
−110
−120
−130
−130
−140
−140
−150
−150
−160
−160
0
5
10
15
20
0
10
20
30
f − Frequency − kHz
40
50
60
70
80
90 100
f − Frequency − kHz
Figure 19. −60-dB Output Spectrum, BW = 20 kHz
Figure 20. −60-dB Output Spectrum, BW = 100 kHz
NOTE: PCM mode, fS = 44.1 kHz, 32768 points, 8 average, TA = 25°C, VDD = 3.3 V, VCC = 5 V
TOTAL HARMONIC DISTORTION + NOISE
vs
INPUT LEVEL
THD+N − Total Harmonic Distortion + Noise − %
100
10
1
0.1
0.01
0.001
0.0001
−100
−80
−60
−40
−20
0
Input Level − dBFS
Figure 21. THD+N vs Input Level, PCM Mode
NOTE: PCM mode, fS = 44.1 kHz, TA = 25°C, VDD = 3.3 V, VCC = 5 V
13
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
AMPLITUDE
vs
FREQUENCY
−50
−60
−70
Amplitude − dB
−80
−90
−100
−110
−120
−130
−140
−150
−160
0
5
10
15
20
f − Frequency − kHz
Figure 22. −60-dB Output Spectrum, DSD Mode
TOTAL HARMONIC DISTORTION + NOISE
vs
INPUT LEVEL
THD+N − Total Harmonic Distortion + Noise − %
100
10
1
0.1
0.01
0.001
0.0001
−90 −80 −70 −60 −50 −40 −30 −20 −10
Input Level − dBFS
Figure 23. THD+N vs Input Level, DSD Mode
NOTE: DSD mode (FIR-2), TA = 25°C, VDD = 3.3 V, VCC = 5 V.
14
0
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
SYSTEM CLOCK AND RESET FUNCTIONS
System Clock Input
The DSD1791 requires a system clock for operating the digital interpolation filters and advanced segment DAC
modulators. The system clock is applied at the SCK input (pin 5). The DSD1791 has a system clock detection circuit
that automatically senses which frequency the system clock is operating. Table 1 shows examples of system clock
frequencies for common audio sampling rates. If the oversampling rate of the delta-sigma modulator is selected as
128 fS, the system clock frequency is required over 256 fS.
Figure 24 shows the timing requirements for the system clock input. For optimal performance, it is important to use
a clock source with low phase jitter and noise. One of the Texas Instruments PLL1700 family of multiclock generators
is an excellent choice for providing the DSD1791 system clock.
Table 1. System Clock Rates for Common Audio Sampling Frequencies
SYSTEM CLOCK FREQUENCY (FSCK) (MHz)
SAMPLING FREQUENCY
128 fS
192 fS
256 fS
384 fS
512 fS
768 fS
32 kHz
4.096
6.144
8.192
12.288
16.384
24.576
44.1 kHz
5.6488
8.4672
11.2896
16.9344
22.5792
33.8688
48 kHz
6.144
9.216
12.288
18.432
24.576
36.864
96 kHz
12.288
18.432
24.576
36.864
192 kHz
24.576
36.864
49.152
73.728
49.152
(1)
73.728
(1)
(1) This system clock rate is not supported for the given sampling frequency.
t(SCKH)
H
2.0 V
System Clock (SCK)
0.8 V
L
t(SCY)
t(SCKL)
PARAMETERS
MIN
MAX
UNITS
t(SCY) System clock pulse cycle time
t(SCKH) System clock pulse duration, HIGH
13
ns
5
ns
t(SCKL) System clock pulse duration, LOW
5
ns
Figure 24. System Clock Input Timing
Power-On and External Reset Functions
The DSD1791 includes a power-on reset function. Figure 25 shows the operation of this function. With VDD > 2 V,
the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time
VDD > 2 V. After the initialization period, the DSD1791 is set to its default reset state, as described in the MODE
CONTROL REGISTERS section of this data sheet.
The DSD1791 also includes an external reset capability using the RST input (pin 6). This allows an external controller
or master reset circuit to force the DSD1791 to initialize to its default reset state.
Figure 26 shows the external reset operation and timing. The RST pin is set to logic 0 for a minimum of 20 ns. The
RST pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock
periods. The external reset is especially useful in applications where there is a delay between the DSD1791 power
up and system clock activation.
15
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
VDD
2.4 V (Max)
2.0 V (Typ)
1.6 V (Min)
Reset
Reset Removal
Internal Reset
1024 System Clocks
System Clock
Figure 25. Power-On Reset Timing
RST (Pin 6)
1.4 V
t(RST)
Reset
Reset Removal
Internal Reset
1024 System Clocks
System Clock
t(RST)
PARAMETERS
MIN
Reset pulse duration, LOW
20
Figure 26. External Reset Timing
16
MAX
UNITS
ns
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
AUDIO DATA INTERFACE
Audio Serial Interface
The audio interface port is a 3-wire serial port. It includes PLRCK (pin 1), PBCK (pin 2), and PDATA (pin 3). PBCK
is the serial audio bit clock, and it is used to clock the serial data present on PDATA into the serial shift register of
the audio interface. Serial data is clocked into the DSD1791 on the rising edge of PBCK. PLRCK is the serial audio
left/right word clock.
The DSD1791 requires the synchronization of PLRCK and the system clock, but does not need a specific phase
relationship between PLRCK and the system clock.
If the relationship between PLRCK and system clock changes more than ±6 PBCK, internal operation is initialized
within 1/fS and analog outputs are forced to the bipolar zero level until resynchronization between PLRCK and the
system clock is completed.
PCM Audio Data Formats and Timing
The DSD1791 supports industry-standard audio data formats, including standard right-justified, I2S, and left-justified.
The data formats are shown in Figure 28. Data formats are selected using the format bits, FMT[2:0], in control
register 18. The default data format is 24-bit I2S. All formats require binary 2s complement, MSB-first audio data.
Figure 27 shows a detailed timing diagram for the serial audio interface.
1.4 V
PLRCK
t(BCH)
t(BCL)
t(LB)
1.4 V
PBCK
t(BCY)
t(BL)
1.4 V
PDATA
t(DS)
t(DH)
PARAMETERS
MIN
MAX
UNITS
t(BCY)
t(BCL)
PBCK pulse cycle time
70
ns
PBCK pulse duration, LOW
30
ns
t(BCH)
t(BL)
PBCK pulse duration, HIGH
30
ns
PBCK rising edge to PLRCK edge
10
ns
t(LB)
t(DS)
PLRCK edge to PBCK rising edge
10
ns
PDATA setup time
10
ns
t(DH)
—
PDATA hold time
10
ns
PLRCK clock data
50% ± 2 bit clocks
Figure 27. Timing of Audio Interface
17
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
(1) Standard Data Format (Right Justified) ; L-Channel = HIGH, R-Channel = LOW
1/fS
PLRCK
R-Channel
L-Channel
PBCK
Audio Data Word = 16-Bit
PDATA
14 15 16
1
2
15 16
MSB
1
2
15 16
LSB
Audio Data Word = 20-Bit
PDATA
18 19 20
1
2
19 20
1
2
19 20
LSB
MSB
Audio Data Word = 24-Bit
PDATA
22 23 24
1
2
23 24
MSB
1
2
23 24
LSB
(2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW
1/fS
PLRCK
R-Channel
L-Channel
PBCK
Audio Data Word = 24-Bit
PDATA
1
2
23 24
1
2
23 24
1
2
LSB
MSB
(3) I2S Data Format; L-Channel = LOW, R-Channel = HIGH
1/fS
PLRCK
L-Channel
R-Channel
PBCK
Audio Data Word = 16-Bit
PDATA
1
15 16
2
MSB
1
2
1
2
15 16
1
2
1
2
LSB
Audio Data Word = 24-Bit
PDATA
1
23 24
2
MSB
LSB
Figure 28. Audio Data Input Formats
18
23 24
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
External Digital Filter Interface and Timing
The DSD1791 supports an external digital filter interface with a 3- or 4-wire synchronous serial port, which allows
the use of an external digital filter. External filters include the Texas Instruments DF1704 and DF1706, the Pacific
Microsonics PMD200, or a programmable digital signal processor.
In the external DF mode, PLRCK (pin 1), PBCK (pin 2), and PDATA (pin 3) are defined as WDCK, the word clock;
BCK, the bit clock; and DATA, the monaural data, respectively. The external digital filter interface is selected by using
the DFTH bit of control register 20, which functions to bypass the internal digital filter of the DSD1791.
When the DFMS bit of control register 19 is set, the DSD1791 can process stereo data. In this case, DSDL (pin 25)
and DSDR (pin 24) are defined as L-channel data and R-channel data input, respectively.
Detailed information for the external digital filter interface mode is provided in the APPLICATION FOR EXTERNAL
DIGITAL FILTER INTERFACE section of this data sheet.
Direct Stream Digital (DSD) Format Interface and Timing
The DSD1791 supports the DSD format interface operation, which includes out-of-band noise filtering using an
internal analog FIR filter. The DSD format interface consists of a 3-wire synchronous serial port, which includes DBCK
(pin 4), DSDL (pin 25), and DSDR (pin 24). DBCK is the serial bit clock, DSDL and DSDR are the L-chaqnnel and
R-channel DSD data inputs, respectively.They are clocked onto the DSD1791 on the rising edge of DBCK. PLRCK
(pin 1) and PBCK (pin 2) should be connected to GND in the DSD mode. The DSD format (DSD mode) interface is
activated by setting the DSD bit of control register 20.
Detailed information for the DSD mode is provided in the APPLICATION FOR DSD-FORMAT (DSD MODE)
INTERFACE section of this data sheet.
TDMCA Interface
The DSD1791 supports the time-division-multiplexed command and audio (TDMCA) data format to enable control
of and communication with a number of external devices over a single serial interface.
Detailed information for the TDMCA format is provided in the TDMCA INTERFACE FORMAT section of this data
sheet.
FUNCTION DESCRIPTIONS
Zero Detect
The DSD1791 has a zero-detect function. When the DSD1791 detects the zero conditions as shown in Table 2, the
DSD1791 sets ZEROL (pin 23) and ZEROR (pin 22) to HIGH.
Table 2. Zero Conditions
MODE
PCM
External DF mode
DSD
DETECTING CONDITION AND TIME
DATA is continuously LOW for 1024 LRCKs.
DATA is continuously LOW for 8 × 1024 WDCKs.
DZ0
There are an equal number of 1s and 0s in every 8 bits of DSD input data for 23 ms.
DZ1
The input data is 1001 0110 continuously for 23 ms.
Serial Control Interface (SPI)
The serial control interface is a 3-wire synchronous serial port which operates asynchronously to the serial audio
interface and the system clock (SCK). The serial control interface is used to program and read the on-chip mode
registers. The control interface includes MDI (pin 26), MC (pin 27), and MS (pin 28). MDI is the serial data input, used
to program the mode registers; MC is the bit clock, used to shift data in and out of the control port, and MS is the
mode control enable, used to enable the internal-mode register access.
The serial interface can also read the mode registers to set the MDOE of control register 19 to 1. In that case, ZEROL
(pin 23) is defined as the serial data output pin, and ZEROR (pin 22) is the logical AND of the L-channel and R-channel
zero conditions.
19
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Register Read/Write Operation
All read/write operations for the serial control port use 16-bit data words. Figure 29 shows the control data word
format. The most significant bit is the read/write (R/W) bit. For write operations, the R/W bit must be set to 0. For
read operations, the R/W bit must be set to 1. There are seven bits, labeled IDX[6:0], that hold the register index (or
address) for the read and write operations. The least significant eight bits, D[7:0], contain the data to be written to,
or the data that was read from, the register specified by IDX[6:0].
Figure 30 shows the functional timing diagram for writing or reading the serial control port. MS is held at a logic 1
state until a register needs to be written or read. To start the register write or read cycle, MS is set to logic 0. Sixteen
clocks are then provided on MC, corresponding to the 16 bits of the control data word on MDI and readback data
on ZEROL. After the eighth clock cycle has completed, the data from the indexed-mode control register appears on
ZEROL during the read operation. After the sixteenth clock cycle has completed, the data is latched into the
indexed-mode control register during the write operation. To write or read subsequent data, MS must be set to 1 once.
LSB
MSB
R/W
IDX6
IDX5
IDX4
IDX3
IDX2
IDX1
IDX0
D7
D6
D5
Register Index (or Address)
D4
D3
D2
D1
D0
Register Data
Figure 29. Control Data Word Format for MDI
MS
MC
MDI
ZEROL
R/W
A6
A5
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
When Read Mode Is Instructed
NOTE: B15 is used for selection of write or read. Setting R/W = 0 indicates a write, while R/W = 1 indicates a read. Bits 14−8 are used for register
address. Bits 7−0 are used for register data.
Figure 30. Serial Control Format
20
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
t(MHH)
MS
1.4 V
t(MSS)
t(MCL)
t(MCH)
t(MSH)
MC
1.4 V
t(MCY)
LSB
MDI
1.4 V
t(MOS)
t(MDS)
t(MDH)
ZEROL
50% of VDD
PARAMETER
t(MCY)
t(MCL)
MC pulse cycle time
MIN
MAX
UNITS
100
ns
MC low-level time
40
ns
t(MCH)
t(MHH)
MC high-level time
40
ns
MS high-level time
80
ns
t(MSS)
t(MSH)
MS falling edge to MC rising edge
MS hold time(1)
15
ns
15
ns
t(MDH)
t(MDS)
MDI hold time
15
ns
MDI setup time
15
t(MOS) MC falling edge to ZEROL stable
(1) MC rising edge for LSB to MS rising edge
ns
30
ns
Figure 31. Control Interface Timing
MODE CONTROL REGISTERS
User-Programmable Mode Controls
The DSD1791 includes a number of user-programmable functions which are accessed via mode control registers.
The registers are programmed using the serial control interface, which was previously discussed in this data sheet.
Table 3 lists the available mode-control functions, along with their default reset conditions and associated register
index.
21
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Table 3. User-Programmable Function Controls
FUNCTION
DEFAULT
REGISTER
BIT
PCM
DSD
DF
BYPASS
Digital attenuation control
0 dB to –120 dB and mute, 0.5 dB/step
0 dB
Register 16
Register 17
ATL[7:0] (for L-ch)
ATR[7:0] (for R-ch)
yes
Attenuation load control
Disabled, enabled
Attenuation disabled
Register 18
ATLD
yes
Input audio data format selection
16-, 20-, 24-bit standard (right-justified) format
24-bit MSB-first left-justified format
16-/24-bit I2S format
24-bit I2S format
Register 18
FMT[2:0]
yes
Sampling rate selection for de-emphasis
Disabled, 44.1 kHz, 48 kHz, 32 kHz
De-emphasis disabled
Register 18
DMF[1:0]
yes
De-emphasis control
Disabled, enabled
De-emphasis disabled
Register 18
DME
yes
Soft mute control
Mute disabled, enabled
Mute disabled
Register 18
MUTE
yes
Output phase reversal
Normal, reverse
Normal
Register 19
REV
yes
Attenuation speed selection
×1 fS, ×(1/2)fS, ×(1/4)fS, ×(1/8)fS
×1 fS
Register 19
ATS[1:0]
yes
DAC operation control
Enabled, disabled
DAC operation enabled
Register 19
OPE
MDO output enable
Enabled, disabled
Disabled
Register 19
MDOE
Stereo DF bypass mode select
Monaural, stereo
Monaural
Register 19
DFMS
Digital filter rolloff selection
Sharp rolloff, slow rolloff
Sharp rolloff
Register 19
FLT
yes
Infinite zero mute control
Disabled, enabled
Disabled
Register 19
INZD
yes
System reset control
Reset operation, normal operation
Normal operation
Register 20
SRST
yes
yes
DSD interface mode control
DSD enabled, disabled
Disabled
Register 20
DSD
yes
yes
Digital-filter bypass control
DF enabled, DF bypassed
DF enabled
Register 20
DFTH
yes
Monaural mode selection
Stereo, monaural
Stereo
Register 20
MONO
yes
yes
yes
Channel selection for monaural mode data
L-channel, R-channel
L-channel
Register 20
CHSL
yes
yes
yes
Delta-sigma oversampling rate selection
×64 fS, ×128 fS, ×32 fS
PCM zero output enable
Enabled, disabled
×64 fS
Register 20
OS[1:0]
yes
yes(2)
yes
Enabled
Register 21
PCMZ
yes
DSD zero output enable
Enabled, disabled
Disabled
Register 21
DZ[1:0]
Not zero = 0
Zero detected = 1
Register 22
ZFGL (for L-ch)
ZFGR (for R-ch)
yes
yes(1)
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
Function Available Only for Read
Zero detection flag
Not zero, zero detected
Device ID (at TDMCA)
−
Register 23 ID[4:0]
(1) When in DSD mode, DMF[1:0] is defined as DSD filter (analog FIR) performance selection.
(2) When in DSD mode, OS[1:0] is defined as DSD filter (analog FIR) operation rate selection.
22
yes
yes
yes
yes
yes
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Register Map
The mode control register map is shown in Table 4. Registers 16−21 include an R/W bit, which determines whether
a register read (R/W = 1) or write (R/W = 0) operation is performed. Registers 22 and 23 are read-only.
Table 4. Mode Control Register Map
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
ATL7
ATL6
ATL5
ATL4
ATL3
ATL2
ATL1
ATL0
Register 17
R/W
0
0
1
0
0
0
1
ATR7
ATR6
ATR5
ATR4
ATR3
ATR2
ATR1
ATR0
Register 18
R/W
0
0
1
0
0
1
0
ATLD
FMT2
FMT1
FMT0
DMF1
DMF0
DME
MUTE
Register 19
R/W
0
0
1
0
0
1
1
REV
ATS1
ATS0
OPE
MDOE
DFMS
FLT
INZD
Register 20
R/W
0
0
1
0
1
0
0
RSV
SRST
DSD
DFTH
MONO
CHSL
OS1
OS0
Register 21
R/W
0
0
1
0
1
0
1
RSV
RSV
RSV
RSV
RSV
DZ1
DZ0
PCMZ
Register 22
R
0
0
1
0
1
1
0
RSV
RSV
RSV
RSV
RSV
RSV
ZFGR
ZFGL
Register 23
R
0
0
1
0
1
1
1
RSV
RSV
RSV
ID4
ID3
ID2
ID1
ID0
Register Definitions
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
ATL7
ATL6
ATL5
ATL4
ATL3
ATL2
ATL1
ATL0
Register 17
R/W
0
0
1
0
0
0
1
ATR7 ATR6
ATR5 ATR4
ATR3
ATR2
ATR1
ATR0
R/W: Read/Write Mode Select
When R/W = 0, a write operaton is performed.
When R/W = 1, a read operaton is performed.
Default value: 0
ATx[7:0]: Digital Attenuation Level Setting
These bits are available for read and write.
Default value: 1111 1111b
Each DAC output has a digital attenuator associated with it. The attenuator can be set from 0 dB to –120 dB, in 0.5-dB
steps. Alternatively, the attenuator can be set to infinite attenuation (or mute).
The attenuation data for each channel can be set individually. However, the data load control (the ATLD bit of control
register 18) is common to both attenuators. ATLD must be set to 1 in order to change an attenuator setting. The
attenuation level can be set using the following formula:
Attenuation level (dB) = 0.5 dB • (ATx[7:0] DEC – 255)
where ATx[7:0] DEC = 0 through 255
For ATx[7:0] DEC = 0 through 14, the attenuator is set to infinite attenuation. The following table shows attenuation
levels for various settings:
ATx[7:0]
Decimal Value
Attenuation Level Setting
1111 1111b
255
0 dB, no attenuation (default)
1111 1110b
254
–0.5 dB
1111 1101b
253
–1.0 dB
L
L
0001 0000b
16
–119.5 dB
0000 1111b
15
–120.0 dB
0000 1110b
14
Mute
L
L
L
0000 0000b
0
Mute
L
23
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Register 18
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
R/W
0
0
1
0
0
1
0
ATLD
FMT2
FMT1
FMT0
B3
B2
DMF1 DMF0
B1
B0
DME
MUTE
R/W: Read/Write Mode Select
When R/W = 0, a write operaton is performed.
When R/W = 1, a read operaton is performed.
Default value: 0
ATLD: Attenuation Load Control
This bit is available for read and write.
Default value: 0
ATLD = 0
Attenuation control disabled (default)
ATLD = 1
Attenuation control enabled
The ATLD bit enables loading of the attenuation data contained in registers 16 and 17. When ATLD = 0, the
attenuation settings remain at the previously programmed levels, ignoring new data loaded from registers 16 and
17. When ATLD = 1, attenuation data written to registers 16 and 17 is loaded normally.
FMT[2:0]: Audio Interface Data Format
These bits are available for read and write.
Default value: 101
FMT[2:0]
Audio Data Format Selection
000
16-bit standard format, right-justified data
001
20-bit standard format, right-justified data
010
24-bit standard format, right-justified data
011
24-bit MSB-first, left-justified format data
100
16-bit I2S format data
101
24-bit I2S format data (default)
110
Reserved
111
Reserved
The FMT[2:0] bits select the data format for the serial audio interface.
For the external digital filter interface mode (DFTH mode), this register is operated as shown in the APPLICATION
FOR EXTERNAL DIGITAL FILTER INTERFACE section of this data sheet.
DMF[1:0]: Sampling Frequency Selection for the De-Emphasis Function
These bits are available for read and write.
Default value: 00
DMF[1:0]
De-Emphasis Sampling Frequency Selection
00
Disabled (default)
01
48 kHz
10
44.1 kHz
11
32 kHz
The DMF[1:0] bits select the sampling frequency used by the digital de-emphasis function when it is enabled by
setting the DME bit. The de-emphasis curves are shown in the TYPICAL PERFORMANCE CURVES section of this
data sheet.
For the DSD mode, analog FIR filter performance can be selected using this register. A register map and filter
response plots are shown in the APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE section of this data
sheet.
24
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
DME: Digital De-Emphasis Control
This bit is available for read and write.
Default value: 0
DME = 0
De-emphasis disabled (default)
DME = 1
De-emphasis enabled
The DME bit enables or disables the de-emphasis function for both channels.
MUTE: Soft Mute Control
This bit is available for read and write.
Default value: 0
MUTE = 0
MUTE disabled (default)
MUTE = 1
MUTE enabled
The MUTE bit enables or disables the soft mute function for both channels.
Soft mute is operated as a 256-step attenuator. The speed for each step to –∞ dB (mute) is determined by the
attenuation rate selected in the ATS register.
Register 19
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
R/W
0
0
1
0
0
1
1
REV
ATS1
ATS0
OPE
MDOE
DFMS
FLT
INZD
R/W: Read/Write Mode Select
When R/W = 0, a write operaton is performed.
When R/W = 1, a read operaton is performed.
Default value: 0
REV: Output Phase Reversal
This bit is available for read and write.
Default value: 0
REV = 0
Normal output (default)
REV = 1
Inverted output
The REV bit inverts the output phase for both channels.
ATS[1:0]: Attenuation Rate Select
These bits are available for read and write.
Default value: 00
ATS[1:0]
Attenuation Rate Selection
00
Every PLRCK (default)
01
PLRCK/2
10
PLRCK/4
11
PLRCK/8
The ATS[1:0] bits select the rate at which the attenuator is decremented/incremented during level transitions.
OPE: DAC Operation Control
This bit is available for read and write.
Default value: 0
OPE = 0
DAC operation enabled (default)
OPE = 1
DAC operation disabled
25
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
The OPE bit enables or disables the analog output for both channels. Disabling the analog outputs forces them to
the bipolar zero level (BPZ) even if digital audio data is present on the input.
MDOE: MDO Output Control
This bit is available for read and write.
Default value: 0
MDOE = 0
MDO output disabled (default)
MDOE = 1
MDO output enabled
The MDOE bit enables or disables the serial mode data output. The serial mode data is output from ZEROL (pin 23).
DFMS: Stereo DF Bypass Mode Select
This bit is available for read and write.
Default value: 0
DFMS = 0
Monaural (default)
DFMS = 1
Stereo input enabled
The DFMS bit enables stereo operation in DF bypass mode. In DF bypass mode, when DFMS is set to 0, the pin
for the input data is PDATA (pin 3) only; therefore, the DSD1791 operates as a monaural DAC. When DFMS is set
to 1, the DSD1791 can operate as a stereo DAC with inputs of L-channel and R-channel data on DSDL (pin 25) and
DSDR (pin 24), respectively.
FLT: Digital Filter Rolloff Control
This bit is available for read and write.
Default value: 0
FLT = 0
Sharp rolloff (default)
FLT = 1
Slow rolloff
The FLT bit selects the digital filter rolloff characteristic. The filter responses for these selections are shown in the
TYPICAL PERFORMANCE CURVES section of this data sheet.
INZD: Infinite Zero Detect Mute Control
This bit is available for read and write.
Default value: 0
INZD = 0
Infinite zero detect mute disabled (default)
INZD = 1
Infinite zero detect mute enabled
The INZD bit enables or disables the zero detect mute function. Setting INZD to 1 forces muted analog outputs to
hold a bipolar zero level when the DSD1791 detects a zero condition in both channels. The infinite zero detect mute
function is not available in the DSD mode.
Register 20
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
R/W
0
0
1
0
1
0
0
RSV
SRST
DSD
DFTH
MONO
CHSL
OS1
OS0
R/W: Read/Write Mode Select
When R/W = 0, a write operaton is performed.
When R/W = 1, a read operaton is performed.
Default value: 0
SRST: System Reset Control
This bit is available for write only.
Default value: 0
SRST = 0
Normal operation (default)
SRST = 1
System reset operation (generate one reset pulse)
The SRST bit resets the DSD1791 to the initial system condition.
26
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
DSD: DSD Interface Mode Control
This bit is available for read and write.
Default value: 0
DSD = 0
DSD interface mode disabled (default)
DSD = 1
DSD interface mode enabled
The DSD bit enables or disables the DSD interface mode.
DFTH: Digital Filter Bypass (or Through Mode) Control
This bit is available for read and write.
Default value: 0
DFTH = 0
Digital filter enabled (default)
DFTH = 1
Digital filter bypassed for the external digital filter
The DFTH bit enables or disables the external digital filter interface mode.
MONO: Monaural Mode Selection
This bit is available for read and write.
Default value: 0
MONO = 0
Stereo mode (default)
MONO = 1
Monaural mode
The MONO function changes the operation mode from the normal stereo mode to the monaural mode. When the
monaural mode is selected, both DACs operate in a balanced mode for one channel of audio input data. Channel
selection is available for L-channel or R-channel data, determined by the CHSL bit as described immediately
following.
CHSL: Channel Selection for Monaural Mode
This bit is available for read and write.
Default value: 0
CHSL = 0
L-channel selected (default)
CHSL = 1
R-channel selected
This bit is available when MONO = 1.
The CHSL bit selects L-channel or R-channel data to be used in monaural mode.
OS[1:0]: Delta-Sigma Oversampling Rate Selection
These bits are available for read and write.
Default value: 00
OS[1:0]
Operation Speed Select
00
64 times fS (default)
01
32 times fS
10
128 times fS
11
Reserved
The OS bits change the oversampling rate of delta-sigma modulation. Use of this function enables the designer to
stabilize the conditions at the post low-pass filter for different sampling rates. As an application example,
programming to set 128 times in 44.1-kHz operation, 64 times in 96-kHz operation, and 32 times in 192-kHz operation
allows the use of only a single type (cutoff frequency) of post low-pass filter. The 128 fS oversampling rate is not
available at sampling rates above 100 kHz. If the 128-fS oversampling rate is selected, a system clock of more than
256 fS is required.
27
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
In DSD mode, these bits select the speed of the bit clock for DSD data coming into the analog FIR filter.
Register 21
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
R/W
0
0
1
0
1
0
1
RSV
RSV
RSV
RSV
RSV
DZ1
DZ0
PCMZ
R/W: Read/Write Mode Select
When R/W = 0, a write operaton is performed.
When R/W = 1, a read operaton is performed.
Default value: 0
DZ[1:0]: DSD Zero Output Enable
These bits are available for read and write.
Default value: 00
DZ[1:0]
Zero Output Enable
00
Disabled (default)
01
Even pattern detect
1x
96H pattern detect
The DZ bits enable or disable the output zero flags, and select the zero pattern in the DSD mode.
PCMZ: PCM Zero Output Enable
This bit is available for read and write.
Default value: 1
PCMZ = 0
PCM zero output disabled
PCMZ = 1
PCM zero output enabled (default)
The PCMZ bit enables or disables the output zero flags in the PCM mode and the external DF mode.
Register 22
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
R
0
0
1
0
1
1
0
RSV
RSV
RSV
RSV
RSV
RSV
ZFGR
ZFGL
R: Read Mode Select
Value is always 1, specifying the readback mode.
ZFGx: Zero-Detection Flag
where x = L or R, corresponding to the DAC output channel. These bits are available only for readback.
Default value: 00
ZFGx = 0
Not zero
ZFGx = 1
Zero detected
These bits show zero conditions. Their status is the same as that of the zero flags at ZEROL (pin 23) and ZEROR
(pin 22). See Zero Detect in the FUNCTIONAL DESCRIPTIONS section.
Register 23
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
R
0
0
1
0
1
1
1
RSV
RSV
RSV
ID4
ID3
ID2
ID1
ID0
R: Read Mode Select
Value is always 1, specifying the readback mode.
ID[4:0]: Device ID
The ID[4:0] bits hold a device ID in the TDMCA mode.
28
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
TYPICAL CONNECTION DIAGRAM
PCM Decoder
L/R Clock (fS)
1
PLRCK
MS
28
Bit Clock
2
PBCK
MC
27
Audio Data
3
PDATA
MDI
26
4
DBCK
DSDL
25
5
SCK
DSDR
24
6
RST
ZEROL
23
7
VDD
ZEROR
22
System Clock
3.3 V
+
DSD Decoder
DSD1791
8
DGND
VCCF
21
Rch Data
9
AGNDF
VCCL
20
Lch Data
10 VCCR
AGNDL
19
Bit Clock
Analog
Output Stage
(See Figure 33)
Controller
11 AGNDR
VOUTL− 18
12 VOUTR−
VOUTL+
17
13 VOUTR+
AGNDC
16
VCCC
15
14 VCOM
Analog
Output Stage
(See Figure 33)
Figure 32. Typical Application Circuit
29
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
APPLICATION INFORMATION
ANALOG OUTPUTS
1
PLRCK
MS
28
2
PBCK
MC
27
3
PDATA
MDI
26
4
DBCK
DSDL
25
5
SCK
DSDR
24
6
RST
ZEROL
23
7
VDD
ZEROR
22
DSD1791
8
DGND
VCCF
21
9
AGNDF
VCCL
20
AGNDL
19
10 VCCR
11 AGNDR
VOUTL− 18
12 VOUTR−
VOUTL+
13 VOUTR+
14 VCOM
+
0.1 µF
+
5V
10 µF
R4L
R2L
R6L
C1L
17
AGNDC
16
VCCC
15
C3L
R1L
−
R5L
R3L
VOUT
L-Channel
+
C2L
1 µF
R4R
R6R
R2R
C3R
C1R
R1R
−
R5R
R3R
+
VOUT
R-Channel
C2R
NOTE: Example R and C values for fC = 77 kHz – R1, R2: 1.8 kΩ, R3,R4: 3.3 kΩ, R5,R6: 680 Ω, C1: 1800 pF, C2, C3: 560 pF.
Figure 33. Typical Application for Analog Output Stage
Analog Output Level and LPF
The signal level of the DAC differential-voltage output {(VOUTL+)–(VOUTL–), (VOUTR+)–(VOUTR–)} is 3.2 Vp-p
at 0 dB (full scale). The voltage output of the LPF is given by following equation:
VOUT = 3.2 Vp-p × (Rf /Ri)
Here, Rf is the feedback resistor in the LPF, and R3 = R4 in a typical application circuit. Ri is the input resistor
in the LPF, and R1 = R2 in a typical application circuit.
Op Amp for LPF
An OPA2134 or 5532 type op amp is recommended for the LPF circuit to obtain the specified audio
performance. Dynamic performance such as gain bandwidth, settling time, and slew rate of the op amp largely
determines the audio dynamic performance of the LPF section. The input noise specification of the op amp
should be considered to obtain a 113-dB S/N ratio.
30
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Analog Gain of Balanced Amplifier
The DAC voltage outputs are followed by balanced amplifier stages, which sum the differential signals for each
channel, creating a single-ended voltage output. In addition, the balanced amplifiers provide a third-order
low-pass filter function, which band limits the audio output signal. The cutoff frequency and gain are determined
by external R and C component values. In this case, the cutoff frequency is 77 kHz with a gain of 1.83. The
output voltage for each channel is 5.9 Vp-p, or 2.1 V rms.
Application for Monaural-Mode Operation
A single-channel signal from the stereo audio data input is output from both VOUTL and VOUTR as a differential
output. The channel to be output is selected by setting the CHSL bit in register 20. The advantage of monaural
operation is to provide over 115 dB of dynamic range for high-end audio applications.
L/R Clock
Bit Clock
System Clock
DSD1791
Analog
Output
Stage
VOUT
L-Channel
DSD1791
Analog
Output
Stage
VOUT
R-Channel
Audio Data
Controller
Analog Output Stage
R6
R2
VOUTL−
18
R4
VOUTL+
R8
C3
17
DSD1791
R1
VOUTR+
13
VOUTR−
12
R3
C1
R7
R5
−
+
C2
NOTE: Example R and C values for fC = 77 kHz, R1–R4: 3.6 kΩ, R5, R6: 3.3 kΩ, R7, R8: 680 Ω, C1: 1800 pF, C2, C3: 560 pF.
Figure 34. Connection Diagram for Monaural Mode Interface
31
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE
DFMS = 0
WDCK (Word Clock)
1
PLRCK
MS
28
BCK
2
PBCK
MC
27
DATA
3
PDATA
MDI
26
4
DBCK
DSDL
25
5
SCK
DSDR
24
SCK
External Filter Device
DSD1791
DFMS = 1
WDCK (Word Clock)
1
PLRCK
MS
28
BCK
2
PBCK
MC
27
3
PDATA
MDI
26
4
DBCK
DSDL
25
5
SCK
DSDR
24
SCK
DSD1791
DATA_L
DATA_R
External Filter Device
Figure 35. Connection Diagram for External DIgital Filter (Internal DF Bypass Mode) Application
32
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Application for Interfacing With an External Digital Filter
For some applications, it may be desirable to use an external digital filter to perform the interpolation function, as it
can provide improved stop-band attenuation when compared to the internal digital filter of the DSD1791.
The DSD1791 supports several external digital filters, including:
D Texas Instruments DF1704 and DF1706
D Pacific Microsonics PMD200 HDCD filter/decoder IC
D Programmable digital signal processors
The external digital filter application mode is accessed by programming the following bit in the corresponding control
register:
D DFTH = 1 (register 20)
The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of
Figure 35. The word clock (WDCK) signal must be operated at 8× or 4× the desired sampling frequency, fS.
Pin Assignments When Using the External Digital Filter Interface
D
D
D
D
D
PLRCK (pin 1): WDCK as word clock input
PBCK (pin 2): BCK as bit clock for audio data
PDATA (pin 3): DATA as monaural audio data input when the DFMS bit is not set to 1
DSDL (pin 25): DATAL as L-channel audio data input when the DFMS bit is set to 1
DSDR (pin 26): DATAR as R-channel audio data input when the DFMS bit is set to 1
Audio Format
The DSD1791 in the external digital filter interface mode supports right-justified audio formats including 16-bit, 20-bit,
and 24-bit audio data, as shown in Figure 36. The audio format is selected by the FMT[2:0] bits of control register
18.
1/4 fS or 1/8 fS
WDCK
BCK
Audio Data Word = 16-Bit
DATA
DATAL
DATAR
15 16
1
2
3
4
MSB
5
6
7
8
9 10 11 12 13 14 15 16
LSB
Audio Data Word = 20-Bit
DATA
DATAL
DATAR
19 20
1
2
3
4
MSB
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19 20
LSB
Audio Data Word = 24-Bit
DATA
DATAL
DATAR
23 24
1
2
3
MSB
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
LSB
Figure 36. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application
33
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
System Clock (SCK) and Interface Timing
The DSD1791 in an application using an external digital filter requires the synchronization of WDCK and the system
clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, DATA, DATAL,
and DATAR is shown in Figure 37.
WDCK
1.4 V
t(BCH)
t(BCL)
t(LB)
1.4 V
BCK
t(BCY)
t(BL)
DATA
DATAL
DATAR
1.4 V
t(DS)
t(DH)
PARAMETER
MIN
t(BCY) BCK pulse cycle time
t(BCL) BCK pulse duration, LOW
MAX
UNITS
20
ns
7
ns
t(BCH) BCK pulse duration, HIGH
t(BL)
BCK rising edge to WDCK falling edge
7
ns
5
ns
t(LB)
t(DS)
WDCK falling edge to BCK rising edge
5
ns
DATA, DATAL, DATAR setup time
5
ns
t(DH)
DATA, DATAL, DATAR hold time
5
ns
Figure 37. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application
Functions Available in the External Digital Filter Mode
The external digital filter mode allows access to the majority of the DSD1791 mode control functions.
The following table shows the register mapping available when the external digital filter mode is selected, along with
descriptions of functions which are modified when using this mode selection.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
−
−
−
−
−
−
−
−
Register 17
R/W
0
0
1
0
0
0
1
−
−
−
−
−
−
−
−
Register 18
R/W
0
0
1
0
0
1
0
−
FMT2
FMT1
FMT0
−
−
−
−
Register 19
R/W
0
0
1
0
0
1
1
REV
−
−
OPE
MDOE
DFMS
−
INZD
Register 20
R/W
0
0
1
0
1
0
0
−
SRST
0
1
MONO
CHSL
OS1
OS0
Register 21
R/W
0
0
1
0
1
0
1
−
−
−
−
−
−
−
PCMZ
Register 22
R
0
0
1
0
1
1
0
−
−
−
−
−
−
ZFGR
ZFGL
NOTE: −: Function is disabled. No operation even if data bit is set
FMT[2:0]: Audio Data Format Selection
Default value: 000
FMT[2:0]
000
16-bit right-justified format (default)
001
20-bit right-justified format
010
24-bit right-justified format
Other
34
Audio Data Format Select
N/A
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
OS[1:0]: Delta-Sigma Modulator Oversampling Rate Selection
Default value: 00
OS[1:0]
Operation Speed Select
00
8 times WDCK (default)
01
4 times WDCK
10
16 times WDCK
11
Reserved
The effective oversampling rate is determined by the oversampling performed by both the external digital filter and
the delta-sigma modulator. For example, if the external digital filter is 8× oversampling, and the user selects
OS[1:0] = 00, then the delta-sigma modulator oversamples by 8×, resulting in an effective oversampling rate of 64×.
The 16× WDCK oversampling rate is not available above a 100-kHz sampling rate. If the oversampling rate selected
is 16× WDCK, the system clock frequency must be over 256 fS.
APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE
Bit Clock
System Clock1
1
PLRCK
MS
28
2
PBCK
MC
27
3
PDATA
MDI
26
4
DBCK
DSDL
25
5
SCK
DSDR
24
DATA_L
DATA_R
DSD Decoder
DSD1791
(1) The system clock can be removed after the register setting to the DSD mode.
Figure 38. Connection Diagram in DSD Mode
Feature
This mode is used for interfacing directly to a DSD decoder, which is found in Super Audio CDt (SACD) applications.
The DSD mode is available by programming the following bit in the corresponding control register:
D DSD = 1 (register 20)
The DSD mode provides a low-pass filtering function. The filtering is provided using an analog FIR filter structure.
Four FIR responses are available and are selected by the DMF[1:0] bits of control register 18.
Super Audio CD is a trademark of Sony Kabushiki Kaisha TA Sony Corporation, Japan.
35
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Pin Assignment When Using the DSD Format Interface
D DSDL (pin 25): L-channel DSD data input
D DSDR (pin 24): R-channel DSD data input
D DBCK (pin 4): Bit clock (BCK) for DSD data
Requirements for System Clock
The bit clock (DBCK) for the DSD mode is required at pin 4 of the DSD1791. The frequency of the bit clock may be
N times the sampling frequency. Generally, N is 64 in DSD applications.
The interface timing between the bit clock and DSDL and DSDR is required to meet the setup and hold time
specifications shown in Figure 40.
The SCK is not necessary after the mode change to the DSD mode is done.
t = 1/(64 × 44.1 kHz)
DBCK
DSDL
DSDR
D0
D1
D2
D3
D4
Figure 39. Normal Data Output Form From DSD Decoder
t(BCH)
t(BCL)
1.4 V
DBCK
t(BCY)
DSDL
DSDR
1.4 V
t(DS)
t(DH)
PARAMETER
t(BCY) DBCK pulse cycle time
t(BCH) DBCK high-level time
t(BCL) DBCK low-level time
t(DS) DSDL, DSDR setup time
MIN
85(1)
MAX
UNITS
ns
30
ns
30
ns
10
ns
t(DH) DSDL, DSDR hold time
10
ns
(1) 2.8224 MHz × 4. (2.8224 MHz = 64 × 44.1 kHz. This value is specified as a
sampling rate of DSD.)
Figure 40. Timing for DSD Audio Interface
36
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
ANALOG FIR FILTER PERFORMANCE IN DSD MODE
GAIN
vs
FREQUENCY
GAIN
vs
FREQUENCY
0
0
−1
−10
−2
−20
Gain − dB
Gain − dB
fc = 185 kHz
Gain(1) = −6.6 dB
−3
−30
−4
−40
−5
−50
−6
−60
0
50
100
150
200
0
500
f − Frequency − kHz
1000
1500
f − Frequency − kHz
Figure 41. DSD Filter-1, Low BW
Figure 42. DSD Filter-1, High BW
GAIN
vs
FREQUENCY
GAIN
vs
FREQUENCY
0
0
−1
−10
−2
−20
Gain − dB
Gain − dB
fc = 77 kHz
Gain(1) = −6dB
−3
−30
−4
−40
−5
−50
−6
−60
0
50
100
150
200
0
500
f − Frequency − kHz
Figure 43. DSD Filter-2, Low BW
1000
1500
f − Frequency − kHz
Figure 44. DSD Filter-2, High BW
(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.
All specifications at DBCK = 2.8224 MHz (44.1 kHz × 64 fS), and 50% modulation DSD data input, unless otherwise noted.
37
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
ANALOG FIR FILTER PERFORMANCE IN DSD MODE (CONTINUED)
GAIN
vs
FREQUENCY
GAIN
vs
FREQUENCY
0
0
−1
−10
−2
−20
Gain − dB
Gain − dB
fc = 85 kHz
Gain(1) = −1.5 dB
−3
−30
−4
−40
−5
−50
−6
−60
0
50
100
150
200
0
f − Frequency − kHz
500
1000
1500
f − Frequency − kHz
Figure 45. DSD Filter-3, Low BW
Figure 46. DSD Filter-3, High BW
GAIN
vs
FREQUENCY
GAIN
vs
FREQUENCY
0
0
−1
−10
−2
−20
Gain − dB
Gain − dB
fc = 94 kHz
Gain(1) = −3.3 dB
−3
−30
−4
−40
−5
−50
−6
−60
0
50
100
150
200
0
f − Frequency − kHz
Figure 47. DSD Filter-4, Low BW
500
1000
f − Frequency − kHz
Figure 48. DSD Filter-4, High BW
(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.
All specifications at DBCK = 2.8224 MHz (44.1 kHz × 64 fS), and 50% modulation DSD data input, unless otherwise noted.
38
1500
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
DSD MODE CONFIGURATION AND FUNCTION CONTROLS
Configuration for the DSD Interface Mode
DSD = 1 (Register 20, B5)
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
−
−
−
−
−
−
−
−
Register 17
R/W
0
0
1
0
0
0
1
−
−
−
−
−
−
−
−
Register 18
R/W
0
0
1
0
0
1
0
−
−
−
−
DMF1
DMF0
−
−
Register 19
R/W
0
0
1
0
0
1
1
REV
−
−
OPE
MDOE
−
−
−
Register 20
R/W
0
0
1
0
1
0
0
−
SRST
1
−
MONO
CHSL
OS1
OS0
Register 21
R
0
0
1
0
1
0
1
−
−
−
−
−
DZ1
DZ0
−
Register 22
R
0
0
1
0
1
1
0
−
−
−
−
−
−
ZFGR
ZFGL
NOTE: −: Function is disabled. No operation even if data bit is set
DMF[1:0]: Analog FIR Performance Selection
Default value: 00
DMF[1:0]
Analog FIR Performance Select
00
FIR-1 (default)
01
FIR-2
10
FIR-3
11
FIR-4
Plots for the four analog FIR filter responses are shown in the ANALOG FIR FILTER PERFORMANCE IN DSD
MODE section of this data sheet.
OS[1:0]: Analog FIR Operation Speed Selection
Default value: 00
OS[1:0]
Operation Speed Select
00
fDBCK (default)
01
fDBCK/2
10
Reserved
11
fDBCK/4
The OS bits in the DSD mode select the operating rate of the analog FIR. The OS bits must be set before setting
the DSD bit to 1.
39
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
TDMCA INTERFACE FORMAT
The DSD1791 supports the time-division-multiplexed command and audio (TDMCA) data format to simplify the host
control serial interface. The TDMCA format is designed not only for the McBSP of TI DSPs but also for any
programmable devices. The TDMCA format can transfer not only audio data but also command data, so that it can
be used together with any kind of device that supports the TDMCA format. The TDMCA frame consists of a command
field, extended command field, and some audio data fields. Those audio data are transported to IN devices (such
as a DAC) and/or from OUT devices (such as an ADC). The DSD1791 is an IN device. LRCK and BCK are used
with both IN and OUT devices so that the sample frequency of all devices in a system must be the same. The TDMCA
mode supports a maximum of 30 device IDs. The maximum number of audio channels depends on the BCK
frequency.
TDMCA Mode Determination
The DSD1791 recognizes the TDMCA mode automatically when it receives an LRCK signal with a pulse duration
of two BCK clocks. If TDMCA-mode operation is not needed, the duty cycle of LRCK must be 50%. Figure 49 shows
the LRCK and BCK timing that determines the TDMCA mode. The DSD1791 enters the TDMCA mode after two
continuous TDMCA frames. Any TDMCA commands can be issued during the next TDMCA frame after the TDMCA
mode is entered.
Pre-TDMCA Frame
TDMCA Frame
Command
Accept
LRCK
2 BCK
BCK
Figure 49. LRCK and BCK Timing for Determination of TDMCA Mode
TDMCA Terminals
TDMCA requires six signals, four of which are for command and audio data interface, and one pair of signals which
are for daisy chaining. Those signals can be shared as in the following table. The DO signal has a 3-state output so
that it can be connected directly to other devices.
TERMINAL
NAME
TDMCA
NAME
I/O
PLRCK
LRCK
input
TDMCA frame start signal. It must be the same as the sampling frequency.
PBCK
BCK
input
TDMCA clock. Its frequency must be high enough to communicate a TDMCA frame within an LRCK cycle.
PDATA
DI
input
TDMCA command and audio data input signal
MDI
DO
output
MC
DCI
input
TDMCA daisy-chain input signal
MS
DCO
output
TDMCA daisy-chain output signal
40
DESCRIPTION
TDMCA command data 3-state output signal
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Device ID Determination
The TDMCA mode also supports a multichip implementation in one system. This means a host controller (DSP) can
simultaneously support several TDMCA devices, which can be of the same type or different types, including PCM
devices. The PCM devices are categorized as IN device, OUT device, IN/OUT device, and NO device. The IN device
has an input port to receive audio data, the OUT device has an output port to supply audio data, the IN/OUT device
has both input and output ports for audio data, and the NO device has no port for audio data but needs command
data from the host. A DAC is an IN device, an ADC is an OUT device, a codec is an IN/OUT device, and a PLL is
a NO device. The DSD1791 is an IN device. For the host controller to distinguish the devices, each device is assigned
its own device ID by the daisy chain. The devices obtain their own device IDs automatically by connecting their DCI
to the DCO of the preceding device and their DCO to the DCI of the following device in the daisy chain. The daisy
chains are categorized as the IN chain and the OUT chain, which are completely independent and equivalent.
Figure 50 shows an example daisy chain connection. If a system needs to chain the DSD1791 and a NO device in
the same IN or OUT chain, the NO device must be chained at the back end of the chain because it does not require
any audio data. Figure 51 shows an example of TDMCA system including an IN chain and an OUT chain with a TI
DSP. For a device to get its own device ID, the DID signal must be set to 1 (see the Command Field section for details),
and LRCK and BCK must be driven in the TDMCA mode for all PCM devices which are chained. The device at the
top of the chain knows its device ID is 1 because its DCI is fixed HIGH. Other devices count the BCK pulses and
observe their own DCI signal to determine their position and ID. Figure 52 shows the initialization of each device ID.
IN
DCO
DCI
DCO
DCI
NO Device
NO Device
DCO
•••
DCI
DCO
DCIo
OUT
DCOo
NO Device
IN/OUT
Device
OUT
DCIo
DCO
DCI
DCO
DCI
•••
•••
•••
NO Device
DCI
IN/OUT
Device
OUT Device
DCOi
IN
DCOo
IN Device
OUT Device
DCIi
DCOi
DCIi
•••
IN Device
DCO
DCI
DCO
DCI
IN Chain
OUT Chain
Figure 50. Daisy Chain Connection
41
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
DCII
LRCK
BCK
IN/OUT DCOI
Device
(DIX1700)
DI
DCIO
DO
DCOO
Device ID = 1
LRCK
BCK
IN Device
(DSD1791)
DI
DO
LRCK
DCI
DCO
Device ID = 2
NO Device
DCI
BCK
DI
DO
DCO
Device ID = 3
•
•
•
FSX
FSR
CLKX
CLKR
DX
DR
LRCK
OUT Device
DCI
BCK
DI
DO
DCO
Device ID = 2
TI DSP
LRCK
OUT Device
DCI
BCK
DI
DO
DCO
Device ID = 3
•
•
•
Figure 51. IN Daisy Chain and OUT Daisy Chain Connection for a Multichip System
42
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
LRCK
BCK
DID
DI
Device ID = 1
DCO1
Device ID = 2
DCO1
DCI2
Device ID = 3
DCO2
DCI3
•
•
•
Command Field
•
•
•
58 BCK
Device ID = 30 DCO29
DCI30
Figure 52. Device ID Determination Sequence
TDMCA Frame
In general, the TDMCA frame consists of the command field, extended command (EMD) field, and audio data fields.
All of them are 32 bits in length, but the lowest byte has no meaning. The MSB is transferred first for each field. The
command field is always transferred as the first packet of the frame. The EMD field is transferred if the EMD flag of
the command field is HIGH. If any EMD packets are transferred, no audio data follows the EMD packets. This frame
is for quick system initialization. All devices of a daisy chain should respond to the command field and extended
command field. The DSD1791 has two audio channels that can be selected by OPE (register 19). If this OPE bit is
not set to HIGH, those audio channels are transferred. Figure 53 shows the general TDMCA frame. If some DACs
are enabled, but corresponding audio data packets are not transferred, the analog outputs are unpredictable.
1/fS
LRCK
BCK
[For Initialization]
DI
CMD
EMD
EMD
EMD
EMD
EMD
CMD
CMD
CMD
CMD
CMD
Don’t
Care
CMD
Don’t
Care
CMD
32 Bits
DO
CMD
[For Operation]
DI
CMD
DO
CMD
Ch1
Ch1
Ch2
Ch3
Ch4
Ch(n)
Ch2
Ch3
Ch4
Ch(m)
Figure 53. General TDMCA Frame
43
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
1/fS (256 BCK Clocks)
7 Packets × 32 Bits
LRCK
BCK
DI
Ch1
CMD
Ch2
Ch3
Ch4
Ch5
Ch6
Don’t
Care
CMD
IN and OUT Channel Orders are Completely Independent
DO
Ch1
CMD
Ch2
Figure 54. TDMCA Frame Example of 6-Ch DAC and 2-Ch ADC With Command Read
Command Field
The normal command field is defined as follows. When the DID bit (MSB) is 1, this frame is used only for device ID
determination, and all remaining bits in the field are ignored.
command
31
30
29
DID
EMD
DCS
28
24
device ID
23
22
R/W
16
15
register ID
8
7
data
0
not used
Bit 31: Device ID Enable Flag
The DSD1791 operates to get its own device ID for TDMCA initialization if this bit is HIGH.
Bit 30: Extended Command Enable Flag
An EMD packet is transferred if this bit is HIGH, otherwise skipped. Once it is HIGH, this frame does not contain any
audio data. This is for system initialization.
Bit 29: Daisy Chain Selection Flag
HIGH designates OUT-chain devices, LOW designates IN-chain devices. The DSD1791 is an IN device, so the DCS
bit must be set to LOW.
Bits[28:24]: Device ID
The device ID is 5 bits length, and it can be defined. These bits identify the order of a device in the IN or OUT daisy
chain. The top of the daisy chain defines device ID 1 and successive devices are numbered 2, 3, 4, etc. All devices
for which the DCI is fixed HIGH are also defined as ID 1. The maximum device ID is 30 each in the IN and OUT chains.
If a device ID of 0x1F is used, all devices are selected as broadcast when in the write mode. If a device ID of 0x00
is used, no device is selected.
Bit 23: Command Read/Write Flag
If this bit is HIGH, the command is a read operation.
Bits[22:16]: Register ID
It is 7 bits in length.
Bits[15:8]: Command Data
It is 8 bits in length. Any valid data can be chosen for each register.
Bits[7:0]: Not Used
These bits are never transported when a read operation is performed.
Extended Command Field
The extended command field is the same as the command field, except that it does not have a DID flag.
extended command
44
31
30
29
rsvd
EMD
DCS
28
24
device ID
23
R/W
22
16
register ID
15
8
data
7
0
not used
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Audio Fields
The audio field is 32 bits in length and the audio data is transferred MSB first, so the other fields must be stuffed with
0s as shown in the following example.
audio data
31
16
MSB
24 bits
12
8
7
LSB
4 3
0
All 0s
TDMCA Register Requirements
TDMCA mode requires device ID and audio channel information, previously described. The OPE bit in register 19
indicates audio channel availability and register 23 indicates the device ID. Register 23 is used only in the TDMCA
mode. See the mode control register map (Table 4).
Register Write/Read Operation
The command supports register write and read operations. If the command requests to read one register, the read
data is transferred on DO during the data phase of the timing cycle. The DI signal can be retrieved at the positive
edge of BCK, and the DO signal is driven at the negative edge of BCK. DO is activated one BCK cycle early to
compensate for the output delay caused by high impedance. Figure 55 shows the TDMCA write and read timing.
Register ID Phase
Data Phase
BCK
DI
DO
Read Mode and Proper Register ID
Write Data Retrieved, if Write Mode
Read Data Driven, if Read Mode
1 BCK Early
DOEN
(Internal)
Figure 55. TDMCA Write and Read Operation Timing
45
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
TDMCA-Mode Operation
DCO specifies the owner of the next audio channel in TDMCA-mode operation. When a device retrieves its own audio
channel data, DCO goes HIGH during the last audio channel period. Figure 56 shows the DCO output timing in
TDMCA-mode operation. The host controller ignores the behavior of DCI and DCO. DCO indicates the last audio
channel of each device. Therefore, DCI means the next audio channel is allocated.
1/fS (384 BCK Clocks)
9 Packets × 32 Bits
LRCK
BCK
IN Daisy Chain
CMD
DI
Ch1
Ch2
Ch3
Ch4
Ch5
Ch6
Ch7
Ch8
Don’t Care
CMD
DCI1
DID = 1
DID = 2
DID = 3
DID = 4
DCO1
DCI2
DCO2
DCI3
DCO3
DCI4
DCO4
Figure 56. DCO Output Timing for TDMCA Mode Operation
If some devices are skipped due to no active audio channel, the skipped devices must notify the next device that the
DCO is being passed through the next DCI. Figure 57 and Figure 58 show DCO timing with skip operation. Figure 59
shows the ac timing of the daisy chain signals.
1/fS (256 BCK Clocks)
5 Packets × 32 Bits
LRCK
BCK
DI
CMD
Ch1
Ch2
Ch15
Ch16
Don’t Care
DCI
DID = 1
DCO
DCI
DID = 2
•
•
•
•
•
•
2 BCK Delay
DCO
•
•
•
14 BCK Delay
DCI
DID = 8
DCO
Figure 57. DCO Output Timing With Skip Operation
46
CMD
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Command Packet
LRCK
BCK
DI
DID EMD
DCO1
DCO2
•
•
•
Figure 58. DCO Output Timing With Skip Operation (for Command Packet 1)
47
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
LRCK
t(LB)
t(BL)
BCK
t(BCY)
t(DS)
t(DH)
DI
t(DOE)
DO
t(DS)
t(DH)
DCI
t(COE)
DCO
PARAMETER
t(BCY) BCK pulse cycle time
t(LB)
LRCK setup time
MIN
MAX
UNITS
20
ns
0
ns
t(BL)
t(DS)
LRCK hold time
3
ns
DI setup time
0
ns
t(DH)
t(DS)
DI hold time
3
ns
DCI setup time
0
ns
t(DH) DCI hold time
t(DOE) DO output delay(1)
t(COE) DCO output delay(1)
3
ns
8
ns
6
ns
(1) Load capacitance is 10 pF.
Figure 59. AC Timing of Daisy Chain Signals
48
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
THEORY OF OPERATION
Upper 6 Bit
ICOB
Decoder
0−62
Level
0−66
Digital
Input
24 Bit
8 fS
MSB and
Lower 18 Bit
3rd-Order
5-Level
Sigma-Delta
Advanced
DWA
Current
Segment
DAC
I/V
Converter
Analog
Voltage
Output
0−4
Level
Figure 60. Advanced Segment DAC With I/V Converter
The DSD1791 uses TI’s advanced segment DAC architecture to achieve excellent dynamic performance and
improved tolerance to clock jitter. The DSD1791 provides balanced voltage outputs.
Digital input data via the digital filter is separated into 6 upper bits and 18 lower bits. The 6 upper bits are converted
to inverted complementary offset binary (ICOB) code. The lower 18 bits, in association with the MSB, are processed
by a five-level third-order delta-sigma modulator operated at 64 fS by default. The 1 level of the modulator is equivalent
to the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-order
delta-sigma modulator are summed together to an up to 66-level digital code, and then processed by data-weighted
averaging (DWA) to reduce the noise produced by element mismatch. The data of up to 66 levels from the DWA is
converted to an analog output in the differential-current segment section.
This architecture has overcome the various drawbacks of conventional multibit processing and also achieves
excellent dynamic performance.
49
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
CONSIDERATIONS FOR APPLICATION CIRCUITS
PCB Layout Guidelines
A typical PCB floor plan for the DSD1791 is shown in Figure 61. A ground plane is recommended, with the analog
and digital sections being isolated from one another using a split or cut in the circuit board. The DSD1791 must be
oriented with the digital I/O pins facing the ground plane split/cut to allow for short, direct connections to the digital
audio interface and control signals originating from the digital section of the board. Separate power supplies are
recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital
supply from contaminating the analog power supply and degrading the dynamic performance of the D/A converters.
In cases where a common 5 V supply would be used for the analog and digital sections, an inductance (RF choke,
ferrite bead) must be placed between the analog and digital 5-V supply connections to avoid coupling of the digital
switching noise into the analog circuitry. Figure 62 shows the recommended approach for single-supply applications.
Digital Power
+VD
DGND
Analog Power
AGND +5VA
+VS
−VS
REG
VCC
Digital Logic
and
Audio
Processor
VDD
DGND
DSD1791
Output
Circuits
Digital
Ground
AGND
Digital Section
Analog Section
Return Path for Digital Signals
Figure 61. Recommended PCB Layout
50
Analog
Ground
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
Power Supplies
RF Choke or Ferrite Bead
+5V AGND
+VS
−VS
REG
VCC
VDD
VDD
DGND
Output
Circuits
DSD1791
AGND
Digital Section
Analog Section
Common
Ground
Figure 62. Single-Supply PCB Layout
Bypass and Decoupling Capacitor Requirements
Various-sized decoupling capacitors can be used, with no special tolerances being required. All capacitors must be
located as close as possible to the appropriate pins of the DSD1791 to reduce noise pickup from surrounding circuitry.
Aluminum electrolytic capacitors that are designed for hi-fi audio applications are recommended for larger values,
while metal film or monolithic ceramic capacitors are used for smaller values.
Post-LPF Design
By proper choice of the op amp and resistors used in the post-LPF circuit, excellent performance of the DSD1791
can be achieved. To obtain 0.001% THD+N, 113 dB signal-to-noise-ratio audio performance, the THD+N and input
noise performance of the op amp should be considered. This is because the input noise of the op amp contributes
directly to the output noise level of the application. The VOUT pin of the DSD1791 and the input resistor of the post-LPF
circuit must be connected as closely as possible.
Out-of-band noise level and attenuated sampling spectrum level are much lower than for typical delta-sigma type
DACs due to the combination of a high-performance digital filter and advanced segment DAC architecture. The use
of a second-order or third-order post-LPF is recommended for the post-LPF of the DSD1791. The cutoff frequency
of the post-LPF depends on the application. For example, there are many sampling-rate operations such as
fS = 44.1 kHz on CDDA, fS = 96 kHz on DVD-M, fS = 192 kHz on DVD-A, fS = 64 fS on DSD (SACD).
51
www.ti.com
SLES072A − MARCH 2003 − REVISED JANUARY 2004
MECHANICAL DATA
DB (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
28 PINS SHOWN
0,38
0,22
0,65
28
0,15 M
15
0,25
0,09
5,60
5,00
8,20
7,40
Gage Plane
1
14
0,25
A
0°−ā 8°
0,95
0,55
Seating Plane
2,00 MAX
0,10
0,05 MIN
PINS **
14
16
20
24
28
30
38
A MAX
6,50
6,50
7,50
8,50
10,50
10,50
12,90
A MIN
5,90
5,90
6,90
7,90
9,90
9,90
12,30
DIM
4040065 /E 12/01
NOTES: A.
B.
C.
D.
52
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion not to exceed 0,15.
Falls within JEDEC MO-150
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright  2004, Texas Instruments Incorporated