TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 D D D D D D D D D 1 A Low-Dropout Voltage Regulator Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions Dropout Voltage Down to 230 mV at 1 A (TPS76750) Ultra Low 85 µA Typical Quiescent Current Fast Transient Response 2% Tolerance Over Specified Conditions for Fixed-Output Versions Open Drain Power-On Reset With 200-ms Delay (See TPS768xx for PG Option) 8-Pin SOIC and 20-Pin TSSOP PowerPAD (PWP) Package Thermal Shutdown Protection PWP PACKAGE (TOP VIEW) GND/HSINK GND/HSINK GND NC EN IN IN NC GND/HSINK GND/HSINK 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 GND/HSINK GND/HSINK NC NC RESET FB/NC OUT OUT GND/HSINK GND/HSINK NC – No internal connection D PACKAGE (TOP VIEW) description GND EN IN IN This device is designed to have a fast transient response and be stable with 10-µF low ESR capacitors. This combination provides high performance at a reasonable cost. TPS76733 DROPOUT VOLTAGE vs FREE-AIR TEMPERATURE 1 8 2 7 3 6 4 5 RESET FB/NC OUT OUT TPS76733 LOAD TRANSIENT RESPONSE 103 ∆ VO – Change in Output Voltage – mV 100 IO = 1 A 102 101 I O – Output Current – A VDO – Dropout Voltage – mV 1 IO = 10 mA 100 10–1 IO = 0 CO = 10 µF 10–2 –60 –40 –20 0 20 40 60 80 100 120 140 TA – Free-Air Temperature – °C CL = 100 µF TA = 25°C 50 0 –50 –100 1 0.5 0 0 20 40 60 80 100 120 140 160 180 200 t – Time – µs Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments Incorporated. Copyright 1999, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 description (continued) Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 230 mV at an output current of 1 A for the TPS76750) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85 µA over the full range of output current, 0 mA to 1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to 1 µA at TJ = 25°C. The RESET output of the TPS767xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS767xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. The TPS767xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS767xx family is available in 8 pin SOIC and 20 pin PWP packages. AVAILABLE OPTIONS OUTPUT VOLTAGE (V) TJ – 40°C 40 C to 125 125°C C PACKAGED DEVICES TYP TSSOP (PWP) SOIC (D) 5.0 TPS76750Q TPS76750Q 3.3 TPS76733Q TPS76733Q 3.0 TPS76730Q TPS76730Q 2.8 TPS76728Q TPS76728Q 2.7 TPS76727Q TPS76727Q 2.5 TPS76725Q TPS76725Q 1.8 TPS76718Q TPS76718Q 1.5 TPS76715Q TPS76715Q Adjustable 1.5 V to 5.5 V TPS76701Q TPS76701Q The TPS76701 is programmable using an external resistor divider (see application information). The D and PWP packages are available taped and reeled. Add an R suffix to the device type (e.g., TPS76701QDR). TPS767xx VI 6 IN RESET 16 RESET 7 IN OUT 0.1 µF 5 EN OUT 14 VO 13 + GND CO † 10 µF 3 † See application information section for capacitor selection details. Figure 1. Typical Application Configuration (For Fixed Output Options) 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 functional block diagram—adjustable version IN EN RESET _ + OUT + _ 200 ms Delay Vref = 1.1834 V R1 FB/NC R2 GND External to the device functional block diagram—fixed-voltage version IN EN RESET _ + OUT + _ 200 ms Delay R1 Vref = 1.1834 V R2 GND POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 Terminal Functions – SOIC Package TERMINAL NAME I/O NO. DESCRIPTION EN 2 I Enable input FB/NC 7 I Feedback input voltage for adjustable device (no connect for fixed options) GND 1 Regulator ground IN 3, 4 I Input voltage OUT 5, 6 O Regulated output voltage 8 O RESET output RESET Terminal Functions – PWP Package TERMINAL NAME NO. I/O DESCRIPTION EN 5 I Enable input FB/NC 15 I Feedback input voltage for adjustable device (no connect for fixed options) GND 3 Regulator ground 1, 2, 9, 10, 11, 12, 19, 20 Ground/heatsink GND/HSINK IN 6, 7 NC 4, 8, 17, 18 OUT RESET 4 I Input voltage No connect 13, 14 O Regulated output voltage 16 O RESET output POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 timing diagram VI Vres† Vres t VO VIT +‡ VIT +‡ Threshold Voltage VIT –‡ Less than 5% of the output voltage VIT –‡ t RESET Output ÎÎ ÎÎ ÎÎ ÎÎ ÎÎ 200 ms Delay 200 ms Delay Output Undefined ÎÎ ÎÎ ÎÎ ÎÎ ÎÎ Output Undefined t † Vres is the minimum input voltage for a valid RESET. The symbol Vres is not currently listed within EIA or JEDEC standards for semiconductor symbology. ‡ VIT –Trip voltage is typically 5% lower than the output voltage (95%VO) VIT– to VIT+ is the hysteresis voltage. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)Ĕ Input voltage range‡, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 13.5 V Voltage range at EN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VI + 0.3 V Maximum RESET voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16.5 V Peak output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Internally limited Output voltage, VO (OUT, FB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See dissipation rating tables Operating virtual junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 125°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C ESD rating, HBM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 kV † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. ‡ All voltage values are with respect to network terminal ground. DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES PACKAGE D AIR FLOW (CFM) TA < 25°C POWER RATING DERATING FACTOR ABOVE TA = 25°C TA = 70°C POWER RATING TA = 85°C POWER RATING 0 568 mW 5.68 mW/°C 312 mW 227 mW 250 904 mW 9.04 mW/°C 497 mW 361 mW DISSIPATION RATING TABLE 2 – FREE-AIR TEMPERATURES PACKAGE PWP# PWP|| AIR FLOW (CFM) TA < 25°C POWER RATING DERATING FACTOR ABOVE TA = 25°C TA = 70°C POWER RATING TA = 85°C POWER RATING 0 2.9 W 23.5 mW/°C 1.9 W 1.5 W 300 4.3 W 34.6 mW/°C 2.8 W 2.2 W 0 3W 23.8 mW/°C 1.9 W 1.5 W 300 7.2 W 57.9 mW/°C 4.6 W 3.8 W # This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in × 2-in coverage (4 in2). || This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in × 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in2) and layers 3 and 6 at 100% coverage (6 in2). For more information, refer to TI technical brief SLMA002. recommended operating conditions MIN MAX UNIT Input voltage, VIk 2.7 10 V Output voltage range, VO 1.5 5.5 V Output current, IO (Note 1) Operating virtual junction temperature, TJ (Note 1) 0 1.0 A – 40 125 °C k To calculate the minimum input voltage for your maximum output current, use the following equation: VI(min) = VO(max) + VDO(max load). NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time. 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 electrical characteristics over recommended operating free-air temperature Vi = VO(typ) + 1 V, IO = 1 mA, EN = 0 V, CO = 10 µF (unless otherwise noted) PARAMETER TEST CONDITIONS TPS76701 Output voltage (10 µA to 1 A load) (see Note 2) 1.5 V ≤ VO ≤ 5.5 V, 1.5 V ≤ VO ≤ 5.5 V, TJ = 25°C TJ = –40°C to 125°C TPS76715 TJ = 25°C, TJ = –40°C to 125°C, 2.7 V < VIN < 10 V TPS76718 TJ = 25°C, TJ = –40°C to 125°C, 2.8 V < VIN < 10 V TPS76725 TJ = 25°C, TJ = –40°C to 125°C, 3.5 V < VIN < 10 V TPS76727 TJ = 25°C, TJ = –40°C to 125°C, 3.7 V < VIN < 10 V TPS76728 TJ = 25°C, TJ = –40°C to 125°C, 3.8 V < VIN < 10 V TPS76730 TJ = 25°C, TJ = –40°C to 125°C, 4.0 V < VIN < 10 V TPS76733 TJ = 25°C, TJ = –40°C to 125°C, 4.3 V < VIN < 10 V TPS76750 TJ = 25°C, TJ = –40°C to 125°C, 6.0 V < VIN < 10 V 10 µA < IO < 1 A, TJ = 25°C IO = 1 A, TJ = –40°C to 125°C Quiescent current ((GND current)) EN = 0V, (see Note 2) Output voltage line regulation (∆VO/VO) (see Notes 2 and 3) 2.7 V < VIN < 10 V 2.8 V < VIN < 10 V 3.5 V < VIN < 10 V 3.7 V < VIN < 10 V 3.8 V < VIN < 10 V 4.0 V < VIN < 10 V 4.3 V < VIN < 10 V 6.0 V < VIN < 10 V MIN 0.98VO Output current Limit VO = 0 V Standby current FB input current TPS76701 1.02VO 1.470 1.530 1.8 1.764 1.836 2.5 2.450 2.550 2.7 2.646 2.754 2.856 3.0 2.940 3.060 3.3 3.234 3.366 5.0 4.900 5.100 85 125 EN = VI, TJ = –40°C to 125°C 2.7 V < VI < 10 V %/V 3 mV 2 °C 1 µA 10 2 V 0.9 Minimum input voltage for valid RESET f = 1 KHz, TJ = 25°C IO(RESET) = 300µA Trip threshold voltage VO decreasing Hysteresis voltage Measured at VO Output low voltage VI = 2.7 V, Leakage current V(RESET) = 5 V CO = 10 µF, 60 V 98 0.5 RESET time-out delay 0.15 200 V dB 1.1 92 IO(RESET) = 1mA µA nA 1.7 Power supply ripple rejection (see Note 2) A 150 Low level enable input voltage Reset µVrms 190 FB = 1.5 V High level enable input voltage µA 0.01 1.7 TJ = 25°C, 2.7 V < VI < 10 V V 2.8 2.744 Thermal shutdown junction temperature EN = VI, UNIT 1.5 Load regulation BW = 300 Hz to 50 kHz, CO = 10 µF, TJ = 25°C MAX VO VO + 1 V < VI ≤ 10 V, TJ = 25°C Output noise voltage TYP range, %VO %VO 0.4 V 1 µA ms NOTE 2: Minimum IN operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. Maximum IN voltage 10V. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 electrical characteristics over recommended operating free-air temperature Vi = VO(typ) + 1 V, IO = 1 mA, EN = 0 V, CO = 10 µF (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS Input current (EN) Dropout voltage (See Note 4) MIN TYP MAX EN = 0 V –1 0 1 EN = VI –1 IO = 1 A, IO = 1 A, TJ = 25°C TJ = –40°C to 125°C 500 TPS76730 IO = 1 A, IO = 1 A, TJ = 25°C TJ = –40°C to 125°C 450 TPS76733 IO = 1 A, IO = 1 A, TJ = 25°C TJ = –40°C to 125°C 350 TPS76750 IO = 1 A, IO = 1 A, TJ = 25°C TJ = –40°C to 125°C 230 NOTES: 3. If VO ≤ 1.8 V then Vimax = 10 V, Vimin = 2.7 V: + ǒ%ńVǓ V O If VO ≥ 2.5 V then Vimax = 10 V, Vimin = VO + 1 V: Line Reg. (mV) + ǒ%ńVǓ V O ǒ V ǒ * 2.7 V imax 100 V imax * ǒ V O Ǔ µA 825 675 mV 575 380 1000 )1 V 100 UNIT 1 TPS76728 Line Reg. (mV) range, ǓǓ 1000 4. IN voltage equals VO(Typ) – 100 mV; TPS76701 output voltage set to 3.3 V nominal with external resistor divider. TPS76715, TPS76718, TPS76725, and TPS76727 dropout voltage limited by input voltage range limitations (i.e., TPS76730 input voltage needs to drop to 2.9 V for purpose of this test). Table of Graphs FIGURE VO Zo VDO vs Output current 2, 3, 4 vs Free-air temperature 5, 6, 7 Ground current vs Free-air temperature 8, 9 Power supply ripple rejection vs Frequency 10 Output noise vs Frequency 11 Output impedance vs Frequency 12 Dropout voltage vs Free-air temperature Output voltage Line transient response Load transient response 8 13 14, 16 15, 17 Output voltage vs Time 18 Dropout voltage vs Input voltage 19 Equivalent series resistance (ESR) vs Output current POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 21 – 24 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 TYPICAL CHARACTERISTICS TPS76715 TPS76733 OUTPUT VOLTAGE vs OUTPUT CURRENT OUTPUT VOLTAGE vs OUTPUT CURRENT 1.4985 3.2835 VI = 4.3 V TA = 25°C 3.2830 VI = 2.7 V TA = 25°C 1.4980 VO – Output Voltage – V 1.4975 VO – Output Voltage – V 3.2825 1.4970 3.2820 1.4965 3.2815 1.4960 3.2810 1.4955 3.2805 1.4950 3.2800 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 IO – Output Current – A 0.9 0 1 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 IO – Output Current – A Figure 2 Figure 3 TPS76725 TPS76733 OUTPUT VOLTAGE vs OUTPUT CURRENT OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE 2.4960 3.32 VI = 3.5 V TA = 25°C 2.4955 VI = 4.3 V 3.31 VO – Output Voltage – V VO – Output Voltage – V 2.4950 2.4945 2.4940 2.4935 2.4930 3.30 3.29 IO = 1 A IO = 1 mA 3.28 3.27 3.26 2.4925 2.4920 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 3.25 –60 –40 –20 0 20 40 60 80 100 120 140 TA – Free-Air Temperature – °C IO – Output Current – A Figure 4 Figure 5 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 TYPICAL CHARACTERISTICS TPS76715 TPS76725 OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE 1.515 2.515 VI = 3.5 V VI = 2.7 V 2.510 VO – Output Voltage – V VO – Output Voltage – V 1.510 1.505 1.500 IO = 1 A IO = 1 mA 1.495 1.490 2.505 2.500 IO = 1 A 2.495 IO = 1 mA 2.490 2.485 1.485 –60 –40 –20 0 20 40 60 80 100 120 140 2.480 –60 –40 TA – Free-Air Temperature – °C –20 0 20 40 60 80 100 120 TA – Free-Air Temperature – °C Figure 6 Figure 7 TPS76733 TPS76715 GROUND CURRENT vs FREE-AIR TEMPERATURE GROUND CURRENT vs FREE-AIR TEMPERATURE 92 100 VI = 2.7 V 90 VI = 4.3 V 95 86 84 82 IO = 1 mA 80 IO = 1 A 78 Ground Current – µ A Ground Current – µ A 88 90 IO = 1 A IO = 1 mA 85 IO = 500 mA IO = 500 mA 76 80 74 72 –60 –40 –20 0 20 40 60 80 100 120 140 75 –60 –40 –20 TA – Free-Air Temperature – °C Figure 8 10 0 20 40 Figure 9 POST OFFICE BOX 655303 60 80 100 120 140 TA – Free-Air Temperature – °C • DALLAS, TEXAS 75265 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 TYPICAL CHARACTERISTICS TPS76733 TPS76733 OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY POWER SUPPLY RIPPLE REJECTION vs FREQUENCY 10–5 VI = 4.3 V CO = 10 µF IO = 1 A TA = 25°C 80 70 Output Spectral Noise Density – µV Hz PSRR – Power Supply Ripple Rejection – dB 90 60 50 40 30 20 10 0 – 10 10 100 1k 10k 100k VI = 4.3 V CO = 10 µF TA = 25°C IO = 7 mA 10–6 IO = 1 A 10–7 10–8 102 1M 103 f – Frequency – Hz Figure 11 TPS76733 TPS76733 OUTPUT IMPEDANCE vs FREQUENCY DROPOUT VOLTAGE vs FREE-AIR TEMPERATURE 103 0 VI = 4.3 V CO = 10 µF TA = 25°C VDO – Dropout Voltage – mV IO = 1 A IO = 1 mA 10–1 IO = 1 A 102 101 IO = 10 mA 100 10–1 IO = 0 CO = 10 µF 10–2 101 105 f – Frequency – Hz Figure 10 Zo – Output Impedance – Ω 104 102 103 104 f – Frequency – kHz 105 106 10–2 –60 –40 –20 0 20 40 60 80 100 120 140 TA – Free-Air Temperature – °C Figure 12 Figure 13 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 TYPICAL CHARACTERISTICS TPS76715 TPS76715 LINE TRANSIENT RESPONSE LOAD TRANSIENT RESPONSE ∆ VO – Change in Output Voltage – mV VI – Input Voltage – V 100 3.7 2.7 CL = 100 µF TA = 25°C 50 0 –50 I O – Output Current – A ∆ VO – Change in Output Voltage – mV –100 10 0 CL = 10 µF TA = 25°C –10 0 20 40 60 1 0.5 0 0 80 100 120 140 160 180 200 t – Time – µs 20 40 TPS76733 LOAD TRANSIENT RESPONSE 100 ∆ VO – Change in Output Voltage – mV VI – Input Voltage – V TPS76733 LINE TRANSIENT RESPONSE CL = 10 µF TA = 25°C 5.3 I O – Output Current – A 4.3 ∆ VO – Change in Output Voltage – mV 80 100 120 140 160 180 200 t – Time – µs Figure 15 Figure 14 10 0 –10 0 20 40 60 80 100 120 140 160 180 200 t – Time – µs CL = 100 µF TA = 25°C 50 0 –50 –100 1 0.5 0 0 20 40 60 80 100 120 140 160 180 200 t – Time – µs Figure 17 Figure 16 12 60 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 TYPICAL CHARACTERISTICS TPS76733 TPS76701 DROPOUT VOLTAGE vs INPUT VOLTAGE 4 900 3 800 IO = 1 A VDO – Dropout Voltage – mV VO– Output Voltage – V OUTPUT VOLTAGE vs TIME (AT STARTUP) 2 1 Enable Pulse – V 0 0 700 600 500 TA = 25°C 400 TA = 125°C 300 200 TA = –40°C 100 0 0 20 40 60 80 100 120 140 160 180 200 t – Time – µs 2.5 3.5 4 VI – Input Voltage – V 4.5 5 Figure 19 Figure 18 VI 3 To Load IN OUT + EN CO GND RL ESR Figure 20. Test Circuit for Typical Regions of Stability (Figures 21 through 24) (Fixed Output Options) POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 TYPICAL CHARACTERISTICS TYPICAL REGION OF STABILITY TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE† vs OUTPUT CURRENT EQUIVALENT SERIES RESISTANCE† vs OUTPUT CURRENT 10 ESR – Equivalent Series Resistance – Ω ESR – Equivalent series restance – Ω 10 Region of Instability 1 Region of Stability Vo = 3.3 V CL = 4.7 µF VI = 4.3 V TA = 25°C 0.1 0 200 400 600 800 Region of Instability Vo = 3.3 V Cl = 4.7 µF VI = 4.3 V TJ = 125°C 1 Region of Stability 0.1 1000 0 200 IO – Output Current – mA 400 Figure 21 800 1000 Figure 22 TYPICAL REGION OF STABILITY TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE† vs OUTPUT CURRENT EQUIVALENT SERIES RESISTANCE† vs OUTPUT CURRENT 10 10 ESR – Equivalent series restance – Ω ESR – Equivalent series restance – Ω 600 IO – Output Current – mA Region of Instability 1 Region of Stability Vo = 3.3 V CL = 22 µF VI = 4.3 V TA = 25°C 0.1 0 200 400 600 800 1000 Region of Instability Vo = 3.3 V Cl = 22 µF VI = 4.3 V TJ = 125°C 1 Region of Stability 0.1 0 IO – Output Current – mA 200 400 600 800 1000 IO – Output Current – mA Figure 23 Figure 24 † Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO. 14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 APPLICATION INFORMATION The TPS767xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and an adjustable regulator, the TPS76701 (adjustable from 1.5 V to 5.5 V). device operation The TPS767xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator (IB = IC/β). The TPS767xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range. Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in IB to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS767xx quiescent current remains low even when the regulator drops out, eliminating both problems. The TPS767xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 2 µA. If the shutdown feature is not used, EN should be tied to ground. Response to an enable transition is quick; regulated output voltage is typically reestablished in 120 µs. minimum load requirements The TPS767xx family is stable even at zero load; no minimum load is required for operation. FB - pin connection (adjustable version only) The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option . The output voltage is sensed through a resistor divider network to close the loop as it is shown in Figure 26. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential. external capacitor requirements An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047 µF or larger) improves load transient response and noise rejection if the TPS767xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated. Like all low dropout regulators, the TPS767xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10 µF and the ESR (equivalent series resistance) must be between 50 mΩ and 1.5 Ω. Capacitor values 10 µF or larger are acceptable, provided the ESR is less than 1.5 Ω. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 10 µF surface-mount ceramic capacitors, including devices from Sprague and Kemet, meet the ESR requirements stated above. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 15 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 APPLICATION INFORMATION external capacitor requirements (continued) TPS767xx 6 VI 7 IN RESET 5 RESET 250 kΩ IN OUT C1 0.1 µF 16 EN OUT 14 VO 13 + GND CO 10 µF 3 Figure 25. Typical Application Circuit (Fixed Versions) programming the TPS76701 adjustable LDO regulator The output voltage of the TPS76701 adjustable regulator is programmed using an external resistor divider as shown in Figure 26. The output voltage is calculated using: V O ǒ) Ǔ + Vref R1 R2 1 (1) Where Vref = 1.1834 V typ (the internal reference voltage) Resistors R1 and R2 should be chosen for approximately 50-µA divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 kΩ to set the divider current at 50 µA and then calculate R1 using: R1 + ǒ Ǔ V V O ref *1 (2) R2 OUTPUT VOLTAGE PROGRAMMING GUIDE TPS76701 VI 0.1 µF IN RESET 250 kΩ ≥ 1.7 V ≤ 0.9 V Reset Output EN OUT VO R1 FB / NC GND CO OUTPUT VOLTAGE R1 33.2 30.1 kΩ 3.3 V 53.6 30.1 kΩ 3.6 V 61.9 30.1 kΩ 4.75 V 90.8 30.1 kΩ R2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 UNIT 2.5 V Figure 26. TPS76701 Adjustable LDO Regulator Programming 16 R2 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 APPLICATION INFORMATION reset indicator The TPS767xx features a RESET output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the RESET output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. RESET can be used to drive power-on reset circuitry or as a low-battery indicator. RESET does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low relative to its nominal regulated value (refer to timing diagram for start-up sequence). regulator protection The TPS767xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate. The TPS767xx also features internal current limiting and thermal protection. During normal operation, the TPS767xx limits output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes. power dissipation and junction temperature Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, PD(max), and the actual dissipation, PD, which must be less than or equal to PD(max). The maximum-power-dissipation limit is determined using the following equation: P T max * T J A + D(max) R qJA Where TJmax is the maximum allowable junction temperature RθJA is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 32.6°C/W for the 20-terminal PWP with no airflow. TA is the ambient temperature. ǒ Ǔ The regulator dissipation is calculated using: P D + VI * VO I O Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 17 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 MECHANICAL DATA D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 14 PIN SHOWN PINS ** 0.050 (1,27) 8 14 16 A MAX 0.197 (5,00) 0.344 (8,75) 0.394 (10,00) A MIN 0.189 (4,80) 0.337 (8,55) 0.386 (9,80) DIM 0.020 (0,51) 0.014 (0,35) 14 0.010 (0,25) M 8 0.244 (6,20) 0.228 (5,80) 0.008 (0,20) NOM 0.157 (4,00) 0.150 (3,81) 1 Gage Plane 7 A 0.010 (0,25) 0°– 8° 0.044 (1,12) 0.016 (0,40) Seating Plane 0.069 (1,75) MAX 0.010 (0,25) 0.004 (0,10) 0.004 (0,10) 4040047 / B 03/95 NOTES: A. B. C. D. E. 18 All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15). Four center pins are connected to die mount pad. Falls within JEDEC MS-012 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS76715Q, TPS76718Q, TPS76725Q, TPS76727Q TPS76728Q, TPS76730Q TPS76733Q, TPS76750Q, TPS76701Q FAST-TRANSIENT-RESPONSE 1-A LOW-DROPOUT VOLTAGE REGULATORS SLVS208C – MAY 1999 – REVISED SEPTEMBER 1999 MECHANICAL DATA PWP (R-PDSO-G**) PowerPAD PLASTIC SMALL-OUTLINE PACKAGE 20-PIN SHOWN 0,30 0,19 0,65 20 0,10 M 11 Thermal Pad (See Note D) 4,50 4,30 0,15 NOM 6,60 6,20 Gage Plane 1 10 0,25 A 0°– 8° 0,75 0,50 Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,10 14 16 20 24 28 A MAX 5,10 5,10 6,60 7,90 9,80 A MIN 4,90 4,90 6,40 7,70 9,60 DIM 4073225/E 03/97 NOTES: A. B. C. D. All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusions. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads. E. Falls within JEDEC MO-153 PowerPAD is a trademark of Texas Instruments Incorporated. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 19 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1999, Texas Instruments Incorporated