TI BQ24200DGN

 SLUS501A – OCTOBER 2001
FEATURES
D Designed Specifically to Work With
D
D
D
D
D
D
D
D
D
D
DESCRIPTION
Current-Limited Wall Supplies
Ideal for Low Dropout Charger Design for
Single-Cell Li-Ion Packs With Coke or
Graphite Anodes
Integrated PowerFET for 500 mA
Integrated Voltage Regulation With 0.5%
Accuracy
Battery Insertion and Removal Detection
Charge Termination by Minimum Current and
Time
Pre-Charge Conditioning With Safety Timer
Sleep Mode for Low-Power Consumption
Charge Status Output for LED or Host
Processor Interface Indicates
Charge-in-Progress, Charge Completion, and
Fault Conditions
Optional Temperature Monitoring Before and
During Charge
Small, 8-Pin Power-Pad MSOP Package
TYPICAL APPLICATION
bq24202DGN
DC+
1
IN
OUT
8
C1
C1
DC–
R1
2
VCC
BAT
7
3
STAT
CE
6
4
VSS
N/C
5
+
BATTERY PACK
UDG–01111
The bq2420x series are simple Li-Ion linear
charge management devices targeted at low-cost
and space limited charger applications. The
bq2420x series offer integrated powerFET,
high-accuracy voltage regulation, temperature
monitoring, charge status, and charge
termination, in a single monolithic device.
The bq2420x is designed to work with a
current-limited wall-mount transformer and
therefore does not provide any current regulation.
However, these devices offer a fixed internal
current limit to prevent damage to the internal
powerFET. A time-limited pre-conditioning phase
is provided to condition deeply discharged cells.
Once the battery reaches the charge voltage, the
high accuracy voltage regulation loop takes over
and completes the charge cycle. Charge is
terminated based on minimum current. An internal
charge timer provides a backup safety for charge
termination.
Other standard features include an automatic
sleep mode activated when VCC falls below the
battery voltage and a recharge feature activated
when the battery voltage falls below the VRCH
threshold.
In addition to the standard features, the core
product provides two additional enhancements:
temperature monitoring and status display. The
temperature-sense circuit continuously measures
battery temperature using an external thermistor
and inhibits charge until the battery temperature is
within the user–defined thresholds. The STAT pin
indicates three conditions of operation of the
charger. These conditions are chargein-progress, charge complete, and fault. This
output can be used to drive an LED or an interface
to a microcontroller.
Copyright  2001, Texas Instruments Incorporated
!"#$ % &'!!($ #% )'*&#$ +#$(,
! +'&$% & !" $ %)(&&#$ % )(! $-( $(!"% (.#% %$!'"($%
%$#+#!+ /#!!#$0, ! +'&$ )! &(%%1 + (% $ (&(%%#!*0 &*'+(
$(%$1 #** )#!#"($(!%,
www.ti.com
1
SLUS501A – OCTOBER 2001
AVAILABLE OPTIONS
TJ
–40_C
40_C to 125_C
CHARGE
REGULATION
VOLTAGE
OPTIONAL
FUNCTIONS
MARKING
PACKAGED
DEVICES
(DGN)
4.2 V
STAT and TS
AZC
bq24200DGN
4.1 V
STAT and TS
AZD
bq24201DGN
4.2 V
STAT
AZE
bq24202DGN
4.1 V
STAT
AZF
bq24203DGN
4.2 V
–
AZG
bq24204DGN
4.1 V
–
AZI
bq24205DGN
† The DGN package is available taped and reeled. Add TR suffix to device type (e.g. bq24200DGNTR) to order. Quantities
2500 devices per reel.
bq24202, bq24203
HTSSOP (DGN) PACKAGE
(TOP VIEW)
bq24200, bq24201
HTSSOP (DGN) PACKAGE
(TOP VIEW)
IN
VCC
STAT
VSS
1
*
8
2
7
3
6
4
5
OUT
BAT
TS
N/C
IN
VCC
STAT
VSS
1
*
8
2
7
3
6
4
5
bq24204, bq24205
HTSSOP (DGN) PACKAGE
(TOP VIEW)
OUT
BAT
CE
N/C
IN
VCC
N/C
VSS
1
* 8
2
7
3
6
4
5
OUT
BAT
CE
N/C
* Thermal pad is electrically connected to the ground of the device (VSS).
Terminal Functions
TERMINAL
NO.
NAME
I/O
DESCRIPTION
bq24200
bq24201
bq24202
bq24203
bq24204
bq24205
BAT
7
7
7
I
Battery voltage sense input
CE
–
6
6
I
Charge enable Input (active low)
IN
1
1
1
I
Charge input voltage
N/C
5
5
3, 5
–
No connection. Must be left floating
OUT
8
8
8
O
Charge current output
STAT
3
3
–
O
Charge status output
TS
6
–
–
I
Temperature sense input
VCC
VSS
2
2
2
I
4
4
4
–
VCC input
Ground input
absolute maximum ratings over operating free–air temperature range (unless otherwise noted)†
Supply voltage (Vcc with respect to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16.5 V
Input voltage, IN, STAT, TS (all with respect to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16.5 V
Input voltage, BAT, OUT (all with respect to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Output sink/source current (STAT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 mA
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65_C to 150_C
Junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40_C to 125_C
Lead temperature (soldering, 10sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300_C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
2
www.ti.com
SLUS501A – OCTOBER 2001
dissipation ratings
PACKAGE
8 Pin DGN (1)
THERMAL IMPEDANCE
JUNCTION-TO-AMBIENT
(θJA
57.20°C/W
THERMAL IMPEDANCE
JUNCTION-TO-CASE
(θJC
4.4°C/W
TA 25°C
POWER
RATING
DERATING FACTOR
ABOVE
TA = 25°C
1.75 W
0.017 W/°C
NOTE 1: This data is based on using JEDEC High-K board and topside traces, top and bottom thermal pad (2mm × 3mm), internal 1 oz. power
and ground planes, four thermal via underneath the die connecting to ground plane.
recommended operating conditions
Supply voltage, VCC
Input voltage, VIN
Operating junction temperature range, TJ
MIN
MAX
V(LOWV–MIN)
V(LOWV–MIN)
13.5
–40
125
13.5
UNIT
V
°C
electrical characteristics over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
TYP
MAX
UNIT
1.7
2.5
mA
Sum of currents into OUT and BAT pins, Vcc<V(SLP),
0oC ≤ Tj ≤ 85oC
5
µA
Sleep current , ICC(SLP)
Sum of currents into OUT and BAT pins, Vcc<V(SLP)
10
µA
Standby Current, ICC(STDBY)
Sum of currents into Vcc, IN and TS pins,
(Vcc–VI(TS)) ≤ 300 mV
1
mA
1
µA
1
µA
Vcc Current, ICC(VCC)
Sleep current , ICC(SLP)
TEST CONDITIONS
MIN
Vcc > Vcc(min)
Input Bias Current on BAT pin, IIB (BAT)
Input Bias Current on TS pin, IIB (TS)
0.1*Vcc ≤ VI(TS) ≤ 0.8*Vcc
voltage regulation, VO(REG) + V(DO–MAX) ≤ VCC, I(TERM) < IO(OUT) ≤ 500 mA, over 0°C ≤ TJ ≤ 125°C and supply
voltage range (unless otherwise noted)
PARAMETER
Output voltage, VO(REG)
TEST CONDITIONS
VO(REG) + V(DO–MAX) ≤ 10 V,
I(TERM) < IO(OUT) ≤ 250 mA
Output voltage, VO(REG)
Output voltage, VO(REG)
VO(REG) + V(DO–MAX) ≤ 10 V,
I(TERM) < IO(OUT) ≤ 250 mA
Output voltage, VO(REG)
Dropout voltage (V(IN) –V(OUT)), V(DO)
VO(REG) + V(DO–MAX) ≤ Vcc,
IO(OUT) = 500 mA
MIN
TYP
MAX
UNIT
4.0795
4.10
4.1205
Volts
4.05
4.10
4.15
Volts
4.1790
4.20
4.2210
Volts
4.15
4.20
4.25
Volts
200
350
500
mV
MAX
UNIT
500
mA
1.6
A
output current, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Output current, IO(OUT)
See Note 1
Short–circuit Trip Current, I(SC)
See Note 1
MIN
TYP
1
NOTE 2: Assured by design, not production tested.
pre-charge current regulation, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
Pre–charge Current , I(PRECHG)
Battery Detection Current , I(DETECT)
TEST CONDITIONS
VI(BAT) < V(LOWV),
VI(BAT) = 2.5 V,
MIN
TYP
MAX
UNIT
t < t(30min)
10
13.5
17
mA
t > t(30min)
160
210
300
µA
www.ti.com
3
SLUS501A – OCTOBER 2001
charge termination detection, over 0°C ≤ TJ ≤ 125°C And supply voltage range (unless otherwise noted)
PARAMETER
Taper current detect threshold, I(TAPER)
Charge termination current detect threshold, I(TERM)
TEST CONDITIONS
MIN
VI(BAT) > V(RCH)
VI(BAT) > V(RCH)
TYP
MAX
UNIT
22
25.5
29
mA
0.8
1.1
1.4
mA
temperature comparator, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Lower Temperature Threshold, V(TS1)
TS pin voltage
30
%VCC
Upper Temperature Threshold, V(TS2)
TS pin voltage
60
%VCC
Accuracy
–0.7
0.7
Hysteresis
1
%VCC
%VCC
low voltage battery threshold, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
LowV Threshold, V(LOWV)
TEST CONDITIONS
0oC ≤ TJ ≤ 85oC
MIN
TYP
MAX
UNIT
2.8
2.95
3.1
Volts
2.8
3.0
3.2
Volts
LowV Threshold, V(LOWV)
battery recharge threshold, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Recharge Threshold, VRCH
MIN
VO(REG)
0.115
TYP
MAX
VO(REG) VO(REG)
–0.1
0.85
UNIT
Volts
STAT output, Vcc ≥ VO(REG) , over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Output (low) saturation voltage, VOL(STAT)
Io = 10 mA
Output (high) saturation voltage
VOH(STAT)
Io = –5 mA
MIN
TYP
MAX
UNIT
0.5
Volts
Vcc–1.5
Volts
CE, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
Input (low) voltage, VIL(CE)
Input (high) voltage VIH(CE)
TEST CONDITIONS
IIL = 5 µA
IIH = 20 µA
MIN
TYP
0
MAX
UNIT
VCC–1
Volts
Vcc–0.3
Volts
timers, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
MIN
TYP
MAX
UNIT
Pre-charge and taper timer, t(PRECHG)
PARAMETER
TEST CONDITIONS
1,548
2,065
2,581
sec
Taper timer, t(TAPER)
1,548
2,065
2,581
sec
Charge Timer, t(CHG)
9,292
12,389
15,486
sec
sleep comparator, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
PARAMETER
Sleep–mode threshold, V(SLP)
TEST CONDITIONS
2.3V ≤ VI(BAT) ≤ VO(REG)
MIN
TYP
MAX
V(BAT)–10
mV
UNIT
Volts
power-on-reset and VIN Ramp Rate, over 0°C ≤ TJ ≤ 125°C and supply voltage range (unless otherwise noted)
MIN
TYP
MAX
POR Threshold, VPOR
PARAMETER
See Note 1
TEST CONDITIONS
2.3
2.4
2.5
Slew rate
See Note 1
5
NOTE 1. Ensured by design, not production tested.
4
www.ti.com
5x
10–5
UNIT
Volts
Volts/µs
SLUS501A – OCTOBER 2001
functional block diagram
IN
OUT
R3
BAT
Vcc
Vcc
R2
Iref
R1
Vref
Pre-Charge ok
VSS
ChargeOK
Imax
PwrDwn
*
Bias &
Ref
Generator
TaperDet
R4
VRCH
R5
LowV
PwrDwn*
Vref
Vref
Imax
GND/HS
Iref
R6
Vref
TS
PwrDwn
*
Thermal
Shutdown
Vcc
Suspend*
PwrDwn*
OSC
Vcc
Charge Control,
Timer
and Display logic
STAT
ChargeOK
Pre-Charge ok
UDG–01105
detailed description
IN: This pin is connected to the source of the internal P-channel powerFET.
OUT: This pin is connected to the drain of the internal P-channel powerFET.
Battery voltage sense (BAT): Voltage sense-input tied directly to the positive side of the battery.
Temperature sense input (TS): Input for an external battery-temperature monitoring circuit.
Charge status output (STAT): High-impedance indication of various charge conditions.
Supply voltage input (VCC): Power supply input
www.ti.com
5
SLUS501A – OCTOBER 2001
TYPICAL CHARACTERISTICS
DROPOUT VOLTAGE
vs
JUNCTION TEMPERATURE
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE
4.15
500
IOUT = 250 mA
450
400
VDO – Dropout Voltage – V
VO(REG) – Output Voltage – V
4.14
4.13
4.12
VIN = 6.0 V
4.11
4.10
350
I OUT = 500 mA
300
250
I OUT = 350 mA
200
150
4.09
I
100
VIN = 4.8 V
4.08
50
0
4.07
–50
0
50
100
TJ – Junction Temperature – _C
0
20
40
80
120
60
100
TA – Junction Temperature – _C
140
Figure 2
Figure 1
SUPPLY CURRENT
vs
JUNCTION TEMPERATURE
DROPOUT VOLTAGE
vs
OUTPUT VOLTAGE
2.5
400
VIN = 13.5 V
IVCC1 – Supply Current – mA
350
VDO – Dropout Voltage – V
OUT = 200 mA
2.0
I OUT = 500 mA
300
250
1.5
I
200
OUT = 350 mA
VIN = 9.0 V
1.0
150
100
I
VIN = 4.5 V
OUT = 200 mA
0.5
50
0
0
0.2
0.4
0.6
0.8
0.0
–50
Figure 3
6
0
50
100
TJ – Junction Temperature – _C
VO(reg) – Output Voltage – V
Figure 4
www.ti.com
150
SLUS501A – OCTOBER 2001
APPLICATION INFORMATION
DC+
bq24200DGN
1
IN
OUT
PACK+
8
C2 VCC
C1
2
VCC
BAT
7
+
PACK–
RT1
3
DC–
R1
4
STAT
VSS
TS
N/C
6
5
RT2
TEMP
BATTERY
PACK
UDG–01109
Figure 5. Low Dropout Single–Cell Li–Ion/Li–Pol Charger
functional description
The bq2420x supports a precision Li-Ion or Li-Pol charging system suitable for single-cells with either coke or
graphite anodes. Figure 5 shows an application schematic and Figure 6 shows the typical charge profile.
temperature qualification (bq24200 and bq24201 only)
The bq24200 and bq24201 continuously monitors battery temperature by measuring the voltage between the
TS and VSS pins. A negative- or a positive-temperature coefficient thermistor (NTC, PTC) and an external
voltage divider typically develop this voltage (see figure 5). The bq24200 and bq24201 compare this voltage
against the internal V(TS1) and V(TS2) thresholds to determine if charging is allowed (see Figure 7). The
temperature sensing circuit is immune to any fluctuation in Vcc since both the external voltage divider and the
internal thresholds are referenced to Vcc.
Once a temperature outside the V(TS1) and V(TS2) thresholds is detected the bq24200 and bq24201 immediately
suspend the charge. The bq24200 and bq24201 suspend the charge by turning off the powerFET and holding
the timer value (i.e. timers are NOT reset). Charge is resumed when the temperature returns to the normal
range.
www.ti.com
7
SLUS501A – OCTOBER 2001
APPLICATION INFORMATION
Pre-Conditioning
Regulation Voltage
Phase
Current Phase
(externally limited)
Voltage Regulation and
Charge Termination Phase
Charge Current
Charge Voltage
Minimum Charge Voltage
Charge Current
Taper Detect
Pre-Conditioning Current
t(TAPER)
t(PRECHG)
t(CHG)
Figure 6. Typical Charge Profile
Vcc
Charge Suspend and Low– PowerStandby Mode
Vcc–0.3V
Charge Suspend
V(TS2)
Normal TemperatureRange
V (TS1)
Charge Suspend
Vss
Figure 7. TS Pin Thresholds
8
www.ti.com
SLUS501A – OCTOBER 2001
APPLICATION INFORMATION
operational flow diagram
POR
SLEEP MODE
Vcc > V (SLP)
checked at all times
Indicate SLEEP
MODE
(STAT=Hi–Z)
No
Yes
V I(BAT)
<V (LOWV)
APPLY
PRECHARGE,
I (PRECHG)
Reset and Start
t (PRECHG)
timer
Yes
Indicate Charge–
In–Progress
Current Phase
V I(BAT)
<V O(REG)
Yes
Indicate Charge–
In–Progress
Yes
No
No
V I(BAT)
<V O(REG)
No
V I(BAT)
<V (LOWV)
Reset all timers,
Start t (CHG)timer
Yes
Regulate Voltage
t (PRECHG)
Expired?
Indicate Charge–
In–Progress
Yes
Yes
– Fault Condition
– Enable I (DETECT)
t (CHG)Expired?
Yes
Indicate Fault
No
No
Yes
V I(BAT)
<V O(REG)
Battery
replaced?
No
Yes
I (TAPER)
detection?
Yes
No
t (TAPER)
Expired?
No
I (TERM)
detection?
No
Yes
Yes
Turn off charge
IndicateDONE
No
V I(BAT)< V (RCH)
?
Yes
Figure 8. Operational Flow Chart
www.ti.com
9
SLUS501A – OCTOBER 2001
APPLICATION INFORMATION
The resistor values of RT1 and RT2 are calculated by the following equations:
For NTC Thermistors:
R T1 +
R T2 +
ǒ5
RT H
RT CǓ
ǒ3 ǒRTC * RTHǓǓ
ǒ5
RT H
RT CǓ * ǒ7
ǒ2
RT CǓ
RT HǓ
For PTC Thermistors:
R T1 +
R T2 +
ǒ5
RT H
RT CǓ
ǒ3 ǒRTH * RTCǓǓ
ǒ5
ǒ2
RT H
RT HǓ * ǒ7
RT CǓ
RT CǓ
Where RTC is the cold temperature resistance and RTH is the hot temperature resistance of thermistor, as
specified by the thermistor manufacturer.
RT1 or RT2 can be omitted If only one temperature (hot or cold) setting is required. Applying a voltage between
the VTS1 and VTS2 thresholds to pin TS disables the temperature-sensing feature. Also applying a voltage
between (VCC – 0.3 V) and Vcc suspends the charge and places the IC in the low-power standby mode.
battery pre-conditioning
Figure 7 shows the operational flow chart for the bq2420x.
Upon power-up, if the battery voltage is below the V(LOWV) threshold, the bq2420x applies a pre-charge current,
I(PRECHG), to the battery. This feature revives deeply discharged cells. The bq2420x activates a safety timer,
t(PRECHG), during the conditioning phase. If V(LOWV) threshold is not reached within the timer period, the
bq2420x turns off the charger and enunciates FAULT on the STAT pin. In the case of a FAULT condition, the
bq2420x reduces the current to I(DETECT). I(DETECT) is used to detect a battery replacement condition. Fault
condition is cleared by POR or battery replacement.
10
www.ti.com
SLUS501A – OCTOBER 2001
APPLICATION INFORMATION
battery charge current
Following a successful pre-conditioning, the bq2420x relies on an external current-limited supply to limit the
charge current to the cell. The bq2420x continues this phase until the battery reaches the voltage regulation
phase.
During this phase (and all other phases of operation) in order to protect the integrated powerFET, the internal
short circuit and thermal protection circuits are active.
battery voltage regulation
The voltage regulation feedback is through the BAT pin. This input is tied directly to the positive side of the
battery pack. The bq2420x monitors the battery-pack voltage between the BAT and VSS pins. The bq2420x
is offered in two fixed-voltage versions: 4.1 V and 4.2 V.
As a safety backup, the bq2420x also monitors the charge time in the voltage regulation mode. If taper current
is not detected within this time period, t(CHG), the bq2420x turns off the charger and enunciates FAULT on the
STAT pin. Fault condition is cleared by POR or battery replacement. Note that the safety timer is reset if the
bq2420x is forced out of the voltage regulation mode.
charge termination and recharge
The bq2420x monitors the charging current during the voltage regulation phase. Once the taper threshold,
I(TAPER), is detected the bq2420x initiates the taper timer, t(TAPER). Charge is terminated after the timer expires.
The bq2420x resets the taper timer in the event that the charge current returns above the taper threshold,
I(TAPER).
In addition to the taper current detection, the bq2420x terminates charge in the event that the charge current
falls below the I(TERM) threshold. This feature allows for quick recognition of a battery removal condition.
After a charge termination, the bq2420x restarts the charge once the voltage on the BAT pin falls below the
V(RCH) threshold. This feature keeps the battery at full capacity at all times.
sleep mode
The bq2420x enters the low-power sleep mode if the Vcc is removed from the circuit (i.e. the Vcc and IN pins
are floating). For applications where these pins are not floating, placing a low-power 10 Ω (1/16 W) between
the IN and VCC pins ensures the V(SLP) conditions are met (see Figure 9).This feature prevents draining the
battery during the absence of VCC.
www.ti.com
11
SLUS501A – OCTOBER 2001
APPLICATION INFORMATION
bq24200DGN
DC+
C1
10 Ω
1/16 W
1
IN
OUT
8
2
V CC
BAT
7
3
STAT
TS
6
4
VSS
N/C
5
DC–
UDG–01110
Figure 9. Sleep Mode
charge enable pin
The CE pin on bq24202, bq24203, bq24204 and bq24205 can be used to enable or suspend the charge. Charge
is enabled if the voltage VIL(CE) is applied to the pin. Applying the VIH(CE) suspends the charge. During a charge
suspend mode, the internal powerFET is turned off and all timers are reset.
charge status output
The STAT pin on the bq2420x, indicates various conditions of operation. These conditions are summarized in
Table 1.
Table 1. STAT Pin
12
Condition
STAT
Pre-charge
High
Fast-charge
High
Charge-complete
Low
Taper timer done
Low
Charge suspend (due to temperature or CE input)
Hi–Z
Thermal shutdown
Hi–Z
Pre-charge timer fault
Hi–Z
Sleep mode
Hi–Z
Charge timer fault
Hi–Z
www.ti.com
SLUS501A – OCTOBER 2001
PACKAGING INFORMATION
DGN (S-PDSO-G8)
PowerPAD PLASTIC SMALL-OUTLINE PACKAGE
0,38
0,25
0,65
8
0,08 M
5
Thermal Pad
(See Note D)
0,15 NOM
3,05
2,95
4,98
4,78
Gage Plane
0,25
1
0°–ā6°
4
3,05
2,95
0,69
0,41
Seating Plane
1,07 MAX
0,15
0,05
0,10
4073271/B 08/01
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions include mold flash or protrusions.
The package thermal performance may be enhanced by attaching an external heat sink to the thermal plane.
This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-187
www.ti.com
13
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third–party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265
Copyright  2002, Texas Instruments Incorporated