THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 10-Bit, 40-MSPS ANALOG-TO-DIGITAL CONVERTER WITH PGA AND CLAMP FEATURES D Analog Supply 3 V D Digital Supply 3 V D Configurable Input Functions: D D D D D D D D – Single-Ended – Single-Ended With Analog Clamp – Single-Ended With Programmable Digital Clamp – Differential Built-In Programmable Gain Amplifier (PGA) Differential Nonlinearity: ± 0.45 LSB Signal-to-Noise: 60 dB Typ at 4.8 MHz Spurious Free Dynamic Range: 72 dB Adjustable Internal Voltage Reference Unsigned Binary/2s Complement Output Out-of-Range Indicator Power-Down Mode references to match the user’s design requirements. For more design flexibility, the internal reference can be bypassed to use an external reference to suit the dc accuracy and temperature drift requirements of the application. The out-of-range output indicates any out-of-range condition in THS1041’s input signal. The format of the digital output can be coded in either unsigned binary or 2s complement. The speed, resolution, and single-supply operation of the THS1041 are suited to applications in set-top-box (STB), video, multimedia, imaging, high-speed acquisition, and communications. The built-in clamp function allows dc restoration of a video signal and is suitable for video applications. The speed and resolution ideally suit charge-couple device (CCD) input systems such as color scanners, digital copiers, digital cameras, and camcorders. A wide input voltage range allows the THS1041 to be applied in both imaging and communications systems. The THS1041C is characterized for operation from 0°C to 70°C, while the THS1041I is characterized for operation from –40°C to 85°C. APPLICATIONS D Video/CCD Imaging D Communications D Set-Top-Box D Medical 28-PIN TSSOP/SOIC PACKAGE (TOP VIEW) DESCRIPTION The THS1041 is a CMOS, low power, 10-bit, 40 MSPS analog-to-digital converter (ADC) that operates from a single 3-V supply. The THS1041 has been designed to give circuit developers flexibility. The analog input to the THS1041 can be either single-ended or differential. This device has a built-in clamp amplifier whose clamp input level can be driven from an external dc source or from an internal high-precision 10-bit digital clamp level programmable via an internal CLAMP register. A 3-bit PGA is included to maintain SNR for small signals. The THS1041 provides a wide selection of voltage AGND DVDD I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O8 I/O9 OVR DGND 1 28 2 27 3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 13 16 14 15 AVDD AIN+ VREF AIN– REFB MODE REFT CLAMPOUT CLAMPIN CLAMP REFSENSE WR OE CLK Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2002, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. www.ti.com 1 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 AVAILABLE OPTIONS PACKAGED DEVICES TA 28-TSSOP (PW) 28-SOIC (DW) 0°C to 70°C THS1041CPW THS1041CDW – 40°C to 85°C THS1041IPW THS1041IDW functional block diagram CLAMPIN Clamp Logic 10 Bit DAC Clamp Logic Digital Interface WR Clamp Logic CLAMPOUT CLAMP AIN+ SHPGA 10 Bit ADC AIN– 3-State Output Buffers I/O (0–9) OVR OE MODE ADC Reference Resistor Mode Detection DVDD DGND Timing Circuit CLK VREF + A2 A1 AVDD – AGND REFB NOTE: A1 – Internal bandgap reference A2 – Internal ADC reference generator 2 0.5 V www.ti.com REFT VREF REFSENSE THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION AGND 1 I Analog ground AIN+ 27 I Positive analog input AIN– 25 I Negative analog input AVDD CLAMP 28 I Analog supply 19 I High to enable clamp mode, low to disable clamp mode CLAMPIN 20 I Connect to an external analog clamp reference input. CLAMPOUT 21 O The CLAMPOUT pin can provide a dc restoration or a bias source function (see AC reference generation section). If neither function is required then the clamp can be disabled to save power (see power management section). CLK 15 I Clock input DGND 14 I Digital ground DVDD 2 I Digital supply I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O8 I/O9 3 4 5 6 7 8 9 10 11 12 I/O MODE 23 I Operating mode select (AGND, AVDD/2, AVDD) OE 16 I High to high-impedance state the data bus, low to enable the data bus OVR 13 O Out-of-range indicator REFB 24 I/O Bottom ADC reference voltage REFSENSE 18 I REFT 22 I/O Top ADC reference voltage VREF 26 I/O Internal or external reference WR 17 I Digital I/O bit 0 (LSB) Digital I/O bit 1 Digital I/O bit 2 Digital I/O bit 3 Digital I/O bit 4 Digital I/O bit 5 Digital I/O bit 6 Digital I/O bit 7 Digital I/O bit 8 Digital I/O bit 9 (MSB) VREF mode control Write strobe www.ti.com 3 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 absolute maximum ratings over operating free-air temperature (unless otherwise noted)† Supply voltage range: AVDD to AGND, DVDD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 4 V AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 0.3 V AVDD to DVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 4 V to 4 V MODE input voltage range, MODE to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to AVDD + 0.3 V Reference voltage input range, REFT, REFB, to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to AVDD + 0.3 V Analog input voltage range, AIN to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to AVDD + 0.3 V Reference input voltage range, VREF to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to AVDD + 0.3 V Reference output voltage range, VREF to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to AVDD + 0.3 V Clock input voltage range, CLK to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to AVDD + 0.3 V Digital input voltage range, digital input to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to DVDD + 0.3 V Digital output voltage range, digital output to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to DVDD + 0.3 V Operating junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 150°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C Lead temperature 1,6 mm (1/16 in) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions Supply voltage, AVDD, DVDD MIN NOM 3 3 MAX UNIT 3.6 V High-level digital input, VIH DVDD DVDD V Low-level digital input, VIL DGND DGND V Minimum digital output load resistance, RL 100 kΩ Maximum digital output load capacitance, CL Clock frequency, fclk 5 Clock duty cycle THS1041C Operating free free-air air temperature THS1041I 10 pF 40 MHz 45% 50% 55% 0 25 70 –40 25 85 °C electrical characteristics over recommended operating conditions, AVDD = 3 V, DVDD = 3 V, fs = 40 MSPS/50% duty cycle, MODE = AVDD (internal reference), differential input range = 1 Vpp and 2 Vpp, PGA = 1X, TA = Tmin to Tmax (unless otherwise noted) dc accuracy PARAMETER MIN Resolution INL Integral nonlinearity (see definitions) DNL Differential nonlinearity (see definitions) MAX 10 Zero error (see definitions) Full-scale error (see definitions) Missing code 4 TYP UNIT Bits ± 0.75 ± 1.5 ± 0.3 ±1 LSB 0.7 1.5 %FSR 2.2 3 %FSR LSB No missing code assured www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 electrical characteristics over recommended operating conditions, AVDD = 3 V, DVDD = 3 V, fs = 40 MSPS/50% duty cycle, MODE = AVDD (internal reference), differential input range = 1 Vpp and 2 Vpp, PGA = 1X, TA = Tmin to Tmax (unless otherwise noted) (continued) power supply PARAMETER AVDD DVDD TEST CONDITIONS Supply voltage ICC PD Operating supply current All circuits active, See Note 1 Power dissipation All circuits active PD(STBY) Standby power MIN TYP MAX 3 3 3.6 3 3 3.6 Power up time for all references from standby, t(PU) Wake-up time, t(WU) See Note 2 UNIT V 34 42 mA 103 125 mW 75 µW 770 µs 45 µs NOTES: 1. Actual values will vary slightly depending on application clamp load, VREF load, etc. 2. Wake-up time is from the power-down state to accurate ADC samples being taken and is specified for MODE = AGND with external reference sources applied to the device at the time of release of power-down and an applied 40-MHz clock. Circuits that need to power up are the bandgap, bias generator, ADC, and SHPGA. analog inputs MAX UNIT Differential analog input voltage, VI(AIN) = AIN+ – AIN– MIN –1 NOM 1 V Reference input voltage, VI(VREF) 0.5 1 V Clamp input voltage, VI(CLAMPIN) 0.1 AVDD–0.1 V REFT, REFB external ADC reference voltages inputs (MODE = AGND) PARAMETER TEST CONDITIONS Reference input voltage, REFT–REFB MIN NOM 0.5 Reference common mode voltage, (REFT + REFB)/2 AVDD = 3 Input resistance between REFT and REFB MAX 1 UNIT V 1.5 V 1.9 kΩ REFT, REFB internal ADC reference voltages outputs (MODE = AVDD or AVDD/2) PARAMETER TEST CONDITIONS MIN VREF = 0.5 V Reference voltage top, top REFT MAX UNIT 1.75 AVDD = 3 V VREF = 1 V V 2 VREF = 0.5 V Refence voltage bottom bottom, REFB TYP 1.25 AVDD = 3 V VREF = 1 V V 1 VREF (on-chip voltage reference generator) PARAMETER MIN TYP MAX UNIT Internal 0.5-V reference voltage (REFSENSE = VREF) 0.45 0.5 0.55 V Internal 1-V reference voltage (REFSENSE = AGND) 0.95 1 1.05 V 1 V External reference voltage (REFSENSE = AVDD) 0.5 Reference input resistance (REFSENSE = AVDD, MODE = AVDD/2 or AVDD) www.ti.com 14 kΩ 5 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 electrical characteristics over recommended operating conditions, AVDD = 3 V, DVDD = 3 V, fs = 40 MSPS/50% duty cycle, MODE = AVDD (internal reference), differential input range = 1 Vpp and 2 Vpp, PGA = 1X, TA = Tmin to Tmax (unless otherwise noted) (continued) dynamic performance (ADC and PGA) PARAMETER TEST CONDITIONS f = 4.8 MHz, –0.5 dBFS ENOB Effective number of bits SFDR Spurious free dynamic range THD Total harmonic distortion SNR Signal to noise ratio Signal-to-noise SINAD Signal to noise and distortion Signal-to-noise BW Full power bandwidth (–3 dB) MIN TYP 8.8 9.6 f = 20 MHz, –0.5 dBFS MAX Bits 9.5 f = 4.8 MHz, –0.5 dBFS 60.5 72 dB f = 20 MHz, –0.5 dBFS 70 f = 4.8 MHz, –0.5 dBFS – 72.5 f = 20 MHz, –0.5 dBFS – 71.6 f = 4.8 MHz, –0.5 dBFS 55.7 – 61.3 dB 60 f = 20 MHz, –0.5 dBFS dB 57 f = 4.8 MHz, –0.5 dBFS UNIT 55.6 59.7 f = 20 MHz, –0.5 dBFS dB 59.6 900 MHz PGA PARAMETER MIN Gain range (linear scale) TYP MAX 0.5 4 Gain step size (linear scale) 0.5 Gain error (deviation from ideal, all gain settings) UNIT V/V V/V –3% 3% Number of control bits 3 Bits clamp amplifier and clamp DAC PARAMETER MIN Resolution TYP MAX 10 DAC output range REFB DAC differential nonlinearity –1 Bits REFT V 1 LSB ±1 DAC integral nonlinearity Clamping analog output voltage range 0.1 Clamping analog output voltage error – 40 UNIT LSB AVDD– 0.1 40 V mV NOTE: The CLAMPOUT pin must see a load capacitance of at least 10 nF to ensure stability of the on-chip clamp buffer. When using the clamp for dc restoration, the signal coupling capacitor should be at least 10 nF. When using the clamp buffer as a dc biasing reference, CLAMPOUT should be decoupled to analog ground through at least a 10-nF capacitor. 6 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 electrical characteristics over recommended operating conditions, AVDD = 3 V, DVDD = 3 V, fs = 40 MSPS/50% duty cycle, MODE = AVDD (internal reference), differential input range = 1 Vpp and 2 Vpp, PGA = 1X, TA = Tmin to Tmax (unless otherwise noted) (continued) digital specifications PARAMETER MIN NOM MAX UNIT Digital Inputs Clock input VIH High level input voltage High-level VIL Low level input voltage Low-level IIH IIL Ci Input capacitance All other inputs 0.8 × AVDD 0.8 × DVDD V Clock input 0.2 × AVDD All other inputs 0.2 × DVDD V High-level input current 1 µA Low-level input current |–1| µA 5 pF Digital Outputs VOH High-level output voltage Iload = 50 µA VOL Low-level output voltage Iload = 50 µA DVDD–0.4 V High impedance output current Rise/fall time Cload = 15 pF 0.4 V ±1 µA 3.5 ns Clock Input tc tw(CKH) Clock cycle 25 200 ns Pulse duration, clock high 11.25 110 ns tw(CKL) Pulse duration, clock low 11.25 110 ns Clock duty cycle td(o) 45% Clock to data valid, delay time 50% 55% 9.5 16 Pipeline latency td(AP) 4 Aperture delay time ns Cycles 0.1 ns 1 ps Aperture uncertainty (jitter) timing PARAMETER MIN TYP MAX UNIT td(DZ) td(DEN) Output disable to Hi-Z output, delay time 0 10 ns Output enable to output valid, delay time 0 10 ns td(OEW) td(WOE) Output disable to write enable, delay time 12 ns Write disable to output enable, delay time 12 ns tw(WP) tsu Write pulse duration 15 ns Input data setup time 5 ns th Input data hold time 5 ns www.ti.com 7 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PARAMETER MEASUREMENT INFORMATION OE See Note A tw(WP) td(WOE) td(OEW) WE td(DZ) th tsu Hi-Z Output I/O td(DEN) Hi-Z Input Output NOTE A: All timing measurements are based on 50% of edge transition. Figure 1. Write Timing Diagram Sample 2 Sample 3 Sample 1 Analog Input tw(CKL) See Note A td(o) (I/O Pad Delay or Propagation Delay) Pipeline Latency Digital Output Sample 1 Sample 2 td(DZ) td(DEN) OE NOTE A: All timing measurements are based on 50% of edge transition. Figure 2. Digital Output Timing Diagram 8 Sample 7 Sample 5 tc tw(CKH) Input Clock Sample 6 Sample 4 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 DNL – Differential Nonlinearity – LSB TYPICAL CHARACTERISTICS DIFFERENTIAL NONLINEARITY vs INPUT CODE 1.0 AVDD = 3 V DVDD = 3 V fs = 40 MSPS Vref = 1 V 0.5 0.0 –0.5 –1.0 0 128 256 384 512 640 768 896 1024 768 896 1024 768 896 1024 Input Code Figure 3 INL – Integral Nonlinearity – LSB INTEGRAL NONLINEARITY vs INPUT CODE 1.0 0.5 0.0 AVDD = 3 V DVDD = 3 V fs = 40 MSPS Vref = 1 V –0.5 –1.0 0 128 256 384 512 640 Input Code Figure 4 INL – Integral Nonlinearity – LSB INTEGRAL NONLINEARITY vs INPUT CODE 1.0 AVDD = 3 V DVDD = 3 V fs = 40 MSPS Vref = 0.5 V 0.5 0.0 –0.5 –1.0 0 128 256 384 512 640 Input Code Figure 5 www.ti.com 9 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 TYPICAL CHARACTERISTICS TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY –80 –80 Differential Input = 2 V –75 THD – Total Harmonic Distortion – dB THD – Total Harmonic Distortion – dB Differential Input = 1 V –0.5 dB –70 –6 dB –65 –60 –55 –20 dB –50 –45 –75 –0.5 dB –70 –6 dB –65 –60 –20 dB –55 –50 –45 See Note –40 See Note –40 0 10 20 30 40 50 60 70 80 90 100 0 10 20 fi – Input Frequency – MHz 30 Figure 6 50 60 70 80 SPURIOUS FREE DYNAMIC RANGE vs INPUT FREQUENCY 85 61 59 SFDR – Spurious Free Dynamic Range – dB Diff Input = 2 V SE Input = 2 V 57 55 SE Input = 1 V Diff Input = 1 V 53 51 49 See Note 0 10 20 Diff Input = 2 V 80 75 Diff Input = 1 V 70 65 60 55 50 45 SE Input = 2 V 40 30 40 50 60 70 80 90 100 fi – Input Frequency – MHz SE Input = 1 V See Note 35 47 0 10 20 30 40 50 60 70 80 fi – Input Frequency – MHz Figure 8 Figure 9 NOTE: AVDD = DVDD = 3 V, CLK = 40 MSPS, PGA = 1, Input series resistor = 25 Ω, 2-V Input: Ext Ref, REFT = 2 V, REFB = 1 V 1-V Input: Ext Ref, REFT = 1.75 V, REFB = 1.25 V 20-pF capacitors AIN+ to AGND and AIN– to AGND, 10 90 100 Figure 7 SIGNAL-TO-NOISE RATIO vs INPUT FREQUENCY SNR – Signal-to-Noise Ratio – dB 40 fi – Input Frequency – MHz www.ti.com 90 100 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 TYPICAL CHARACTERISTICS SIGNAL-TO-NOISE PLUS DISTORTION vs INPUT FREQUENCY TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY –85 Diff Input = 2 V THD – Total Harmonic Distortion – dB SINAD – Signal-to-Noise Plus Distortion – dB 65 60 Diff Input = 1 V 55 50 45 SE Input = 1 V 40 SE Input = 2 V See Note 10 20 See Note –75 Diff Input = 1 V –70 –65 –60 –55 –50 SE Input = 1 V –45 –40 SE Input = 2 V 35 0 Diff Input = 2 V –80 30 40 50 60 70 80 fi – Input Frequency – MHz –35 90 100 0 10 20 Figure 10 50 60 70 80 90 100 20-pF capacitors AIN+ to AGND and AIN– to AGND, SIGNAL-TO-NOISE RATIO vs SAMPLE RATE TOTAL HARMONIC DISTORTION vs SAMPLE RATE –75 75 –70 70 SNR – Signal-to-Noise Ratio – dB THD – Total Harmonic Distortion – dB 40 Figure 11 NOTE: AVDD = DVDD = 3 V, CLK = 40 MSPS, PGA = 1, Input series resistor = 25 Ω, 2-V Input: Ext Ref, REFT = 2 V, REFB = 1 V 1-V Input: Ext Ref, REFT = 1.75 V, REFB = 1.25 V –65 –60 –55 –50 65 60 55 50 45 Diff Input = 2 V fi = 20 MHz, –0.5 dB –45 30 fi – Input Frequency – MHz Diff Input = 2 V fi = 20 MHz, –0.5 dB 40 –40 0 5 10 15 20 25 30 35 40 45 0 50 Sample Rate – MSPS Figure 12 5 10 15 20 25 30 35 40 45 Sample Rate – MSPS 50 Figure 13 www.ti.com 11 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 TYPICAL CHARACTERISTICS TOTAL HARMONIC DISTORTION vs SUPPLY VOLTAGE 75 –75 73 –73 THD – Total Harmonic Distortion – dB Spurious Free Dynamic Range – dB SPURIOUS FREE DYNAMIC RANGE vs SUPPLY VOLTAGE 71 69 67 65 63 61 Diff Input = 2 V, fi = 10 MHz, –0.5 dBFS Sample Rate = 40 MSPS 59 57 –71 –69 –67 –65 –63 –61 Diff Input = 2 V, fi = 10 MHz, –0.5 dBFS Sample Rate = 40 MSPS –59 –57 3 3.1 3.2 3.3 3.4 3.5 3 3.6 3.1 VDD – Supply Voltage – V SIGNAL-TO-NOISE RATIO vs SUPPLY VOLTAGE 3.4 3.5 3.6 SIGNAL-TO-NOISE PLUS DISTORTION vs SUPPLY VOLTAGE 75 75 SNRD – Signal-to-Noise Plus Distortion – dB Diff Input = 2 V, fi = 10 MHz, –0.5 dBFS Sample Rate = 40 MSPS 73 SNR – Signal-to-Noise Ratio – dB 3.3 Figure 15 Figure 14 71 69 67 65 63 61 59 Diff Input = 2 V, fi = 10 MHz, –0.5 dBFS Sample Rate = 40 MSPS 73 71 69 67 65 63 61 59 57 57 3 3.1 3.2 3.3 3.4 3.5 3.6 VDD – Supply Voltage – V 3 3.1 3.2 3.3 3.4 VDD – Supply Voltage – V Figure 16 12 3.2 VDD – Supply Voltage – V Figure 17 www.ti.com 3.5 3.6 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 TYPICAL CHARACTERISTICS FFT 0 fi = 10 MHz at –0.5 dBFS, CLK = 40 MSPS Input = 2 V Differential Amplitude – dB –20 –40 –60 –80 –100 –120 –140 0 5 10 15 20 Frequency – MHz Figure 18 ADC CODES vs WAKE-UP SETTLING TIME REFERENCE VOLTAGE ERROR vs FREE-AIR TEMPERATURE 125 0.2 MODE = AGND, Clock = 40 MHz, Ext. REF = 1 V and 2 V, AVDD = 3 V 120 Vref = 0.5 V 115 0 ADC Codes Reference Voltage Error – % 0.1 –0.1 Vref = 1 V –0.2 110 105 100 –0.3 95 –0.4 –40 90 –10 See Note –20 0 20 40 60 80 5 20 35 50 65 80 95 110 Wake-Up Settling Time – µs TA – Free-Air Temperature – °C Figure 19 Figure 20 NOTE: See wake-up time in definitions at the end of this data sheet. www.ti.com 13 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 TYPICAL CHARACTERISTICS POWER DISSIPATION vs SAMPLE RATE POWER-UP TIME FOR INTERNAL REFERENCE VOLTAGE FROM STANDBY Vref = 1 V, Reft = 10 µF, Refb = 10 µF, AVDD = 3 V AVDD = 3 V, Vref = 1 V 2 PD – Power Dissipation – mW Reft, Refb Reference Voltage – V 2.4 Vreft 1.6 1.2 Vrefb 0.8 110 Int. Ref TA = 25°C Ext. Ref TA = 25°C 90 990 1170 Powerup Time – µs 1080 900 810 720 630 540 450 360 270 70 180 0 0 90 0.4 4 4 Effective Number of Bits Amplitude – dB –2 –4 9.65 9.60 9.55 9.50 9.45 –6 9.40 1100 Diff Input = 2 V, fi = 4.4 MHz, –0.5 dBFS Sample Rate = 40 MSPS 9.35 –40 –30 –20 –10 0 10 20 30 40 50 60 70 80 TA – Free-Air Temperature – °C Figure 23 Figure 24 NOTE: No series resistors and no bypass capacitors at AIN+ and AIN– inputs 14 44 9.70 0 300 500 700 900 fi – Input Frequency – MHz 40 9.75 AVDD = 3 V DVDD = 3 V fs = 40 MSPS See Note 100 16 20 24 28 32 36 fs – Sample Rate – MSPS EFFECTIVE NUMBER OF BITS vs FREE-AIR TEMPERATURE INPUT BANDWIDTH –8 10 12 Figure 22 Figure 21 2 8 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION functional overview Refer to functional block diagram. A single-ended, sample rate clock is required at pin CLK for device operation. Analog inputs AIN+ and AIN– are sampled on each rising edge of CLK in a switched capacitor sample and hold unit, the output of which feeds a programmable gain amplifier (PGA) to the ADC core, where analog-to-digital conversion is performed against the ADC reference voltages REFT and REFB. Internal or external ADC reference voltage configurations are selected by connecting the MODE pin appropriately. When MODE = AGND, the user must provide external sources at pins REFB and REFT. When MODE = AVDD or MODE = AVDD/2, an internal ADC references generator (A2) is enabled, which drives the REFT and REFB pins using the voltage at pin VREF as its input. The user can choose to drive VREF from the internal bandgap reference, or they can disable A1 and provide their own reference voltage at pin VREF. On the fourth rising CLK edge following the edge that sampled AIN+ and AIN–, the conversion result is output via data pins I/O0 to I/O9. The output buffers can be disabled by pulling pin OE high, allowing the user to place device configuration data on the data pins, which are then latched into the internal control registers by strobing the WR pin high then low. The internal registers control the data output format (unsigned or twos complement), the PGA gain, device powerdown, and the clamp functions. The THS1041 offers a clamp circuit suitable for dc restoration of ac-coupled signals. The clamp voltage level can be set using an external reference applied to the CLAMPIN pin, or it can be set to a reference level provided by an on-chip 10-bit DAC. The CLAMPOUT pin must be connected externally to AIN+ or AIN– in applications requiring the clamp function. The following sections explain further: D How signals flow from AIN+ and AIN– to the ADC core, and how the reference voltages at REFT and REFB set the ADC input range and hence the input range at AIN+ and AIN– D How to set the ADC references REFT and REFB using external sources or the internal ADC reference buffer (A2) to match the device input range to the input signal D How to set the output of the internal bandgap reference (A1) if required D How to use the clamp and device control registers signal processing chain (sample and hold, PGA, ADC) Figure 25 shows the signal flow through the sample and hold unit and the PGA to the ADC core. REFT VP+ AIN+ AIN– X1 X–1 Sample and Hold VQ+ ADC Core PGA VP– VQ– REFB Figure 25. Analog Input Signal Flow www.ti.com 15 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION sample-and-hold Differential input signal sources can be connected directly to the AIN+ and AIN– pins using either dc- or ac-coupling. For single-ended sources, the signal can be dc- or ac-coupled to one of AIN+ or AIN–, and a suitable reference voltage (usually the midscale voltage, see operating configuration examples) must be applied to the other pin. Note that connecting the signal to AIN– results in it being inverted during sampling. The sample and hold differential output voltage VP = VP+ – VP– is given by VP = (AIN+) – (AIN–) (1) A clamp is available for dc restoration of ac-coupled single-ended inputs (see clamp operation). programmable gain amplifier VP is amplified by the PGA and fed to the ADC as a voltage VQ = VQ+ – VQ– where VQ = Gain × VP = Gain × [(AIN+) – (AIN–)] (2) analog-to-digital converter VQ is digitized by the ADC, using the voltages at pins REFT and REFB to set the ADC zero-scale (code 0) and full-scale (code 1023) input voltages. VQ (ZS) = – (REFT – REFB) (3) VQ (FS) = (REFT – REFB) (4) Any inputs at AIN+ and AIN– that give VQ voltages less than VQ(ZS) or greater than VQ(FS) lie outside the ADC’s conversion range and attempts to convert such voltages are signalled by driving pin OVR high when the conversion result is output. VQ voltages less than VQ(ZS) digitize to give ADC output code 0, and VQ voltages greater than VQ(FS) give ADC output code 1023. complete system and system input range Combining the above equations to find the input voltages [(AIN+) – (AIN–)] that correspond to the limits of the ADC’s valid input range gives: (REFB * REFT) (REFT * REFB) v [(AIN)) * (AIN*)] v Gain Gain (5) For both single-ended and differential inputs, the ADC can thus handle signals with a peak-to-peak input range [(AIN+) – (AIN–)] of: [(AIN+) – (AIN–)] pk–pk input range + 2 (REFT * REFB) Gain (6) The next sections describe the options available to the user for setting the REFT and REFB voltages to obtain the desired input range and performance in their THS1041 applications. 16 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION ADC reference generation The THS1041 ADC references REFT and REFB can be driven from external (off-chip) sources or from the internal A2 reference buffer. The voltage at the MODE pin determines the ADC references source. Connecting MODE to AGND enables external ADC references mode. In this mode the internal buffer A2 is powered down and the user must provide the REFT and REFB voltages by connecting external sources directly to these pins. This mode is useful where several THS1041 devices must share common references for best matching of their ADC input ranges, or when the application requires better accuracy and temperature stability than the on-chip reference source can provide. Connecting MODE to AVDD or AVDD/2 enables internal ADC references mode. In this mode the buffer A2 is powered up and drives the REFT and REFB pins. External reference sources should not be connected in this mode. Using internal ADC references mode when possible helps to reduce the component count and hence the system cost. When MODE is connected to AVDD, a buffered AVDD/2 voltage is also available at the CLAMPOUT pin. This voltage can be used as a dc bias level for any ac-coupling networks connecting the input signal sources to the AIN+ and AIN– pins. MODE PIN REFERENCE SELECTION CLAMPOUT PIN FUNCTION AGND External Clamp AVDD/2 AVDD Internal Clamp Internal AVDD/2 for AIN± bias external reference mode (MODE = AGND) AIN+ X1 AIN– X–1 VREF Sample and Hold PGA ADC Core Internal Reference Buffer REFT REFB Figure 26. ADC Reference Generation, MODE = AGND Connecting pin MODE to AGND powers-down the internal references buffer A2 and disconnects its outputs from the REFT and REFB pins. The user must connect REFT and REFB to external sources to provide the ADC reference voltages required to match the THS1041 input range to their application requirements. The common-mode reference voltage must be AVDD/2 for correct THS1041 operation: (7) AV (REFT ) REFB) DD + 2 2 www.ti.com 17 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION internal reference mode (MODE = AVDD or AVDD/2) AVDD + VREF 2 AIN+ X1 AIN– X–1 Sample and Hold PGA Internal Reference Buffer VREF AGND ADC Core AVDD – VREF 2 Figure 27. ADC Reference Generation, MODE = AVDD/2 Connecting MODE to AVDD or AVDD/2 enables the internal ADC references buffer A2. The outputs of A2 are connected to the REFT and REFB pins and its inputs are connected to pins VREF and AGND. The resulting voltages at REFT and REFB are: REFT + REFB + ǒAVDD ) VREFǓ (8) 2 ǒAVDD * VREFǓ (9) 2 Depending on the connection of the REFSENSE pin, the voltage on VREF may be driven by an off-chip source or by the internal bandgap reference (A1) (see onboard reference generator configuration) to match the THS1041 input range to their application requirements. When MODE = AVDD the CLAMPOUT pin provides a buffered, stabilized AVDD/2 output voltage that can be used as a bias reference for ac coupling networks connecting the signal sources to the AIN+ or AIN– inputs. This removes the need for the user to provide a stabilized external bias reference. 18 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION internal reference mode (MODE = AVDD or AVDD/2) (continued) AVDD or +FS AIN+ AIN+ AVDD 2 MODE –FS +FS AIN– AIN– –FS REFSENSE 0.1 µF 0.1 µF REFT 10 µF 0.1 µF 1 V (Output) VREF VMID if MODE = AVDD AVDD VCLAMP if MODE = 2 CLAMPOUT REFB Figure 28. Internal Reference Mode, 1-V Reference Span AVDD 2 +FS VM –FS AIN+ + _ 0.1 µF 0.1 µF 10 µF MODE AIN– DC SOURCE = VM VM or AVDD REFT VREF REFB REFSENSE 0.5 V (Output) 0.1 µF Figure 29. Internal Reference Mode, 0.5-V Reference Span, Single-Ended Input www.ti.com 19 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION onboard reference generator configuration The internal bandgap reference A1 can provide a supply-voltage-independent and temperature-independent voltage on pin VREF. External connections to REFSENSE control A1’s output to the VREF pin as shown in Table 1. Table 1. Effect of REFSENSE Connection on VREF Value REFSENSE CONNECTION A1 OUTPUT TO VREF REFER TO: VREF pin 0.5 V Figure 30 AGND 1V Figure 31 External divider junction (1 + Ra/Rb)/2 V Figure 32 AVDD Open circuit Figure 33 REFSENSE = AVDD powers the internal bandgap reference A1 down, saving power when A1 is not required. If MODE is connected to AVDD or AVDD/2, then the voltage at VREF determines the ADC reference voltages: REFT + AV (10) DD ) VREF 2 2 AV (11) REFT–REFB + VREF (12) REFB + DD * VREF 2 2 ADC References Buffer A2 VBG + _ + _ MODE = AVDD or AVDD 2 VREF = 0.5 V 0.1 µF REFSENSE AGND Figure 30. 0.5-V VREF Using the Internal Bandgap Reference A1 20 www.ti.com 1 µF THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION onboard reference generator configuration (continued) ADC References Buffer A2 VBG + _ MODE = AVDD or AV DD 2 + _ VREF = 1 V 0.1 µF 10 kΩ 1 µF REFSENSE 10 kΩ AGND Figure 31. 1-V VREF Using the Internal Bandgap Reference A1 ADC References Buffer A2 VBG + _ + _ MODE = AVDD or AVDD 2 VREF = (1 + Ra/Rb)/2 Ra 0.1 µF 1 µF REFSENSE Rb AGND Figure 32. External Divider Mode www.ti.com 21 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION onboard reference generator configuration (continued) ADC References Buffer A2 VBG MODE = AVDD or AVDD 2 + _ + _ VREF = External REFSENSE AVDD AGND Figure 33. Drive VREF Mode operating configuration examples Figure 34 shows a configuration using the internal ADC references for digitizing a single-ended signal with span 0 V to 2 V. Tying REFSENSE to ground gives 1 V at pin VREF. Tying MODE to AVDD/2 then sets the REFT and REFB voltages via the internal reference generator for a 2-Vp-p ADC input range and the CLAMPOUT pin also provides the midscale 1-V bias for the AIN– input. Using the clamp to drive AIN– rather than connecting AIN– directly to VREF helps to prevent kickback from the AIN– pin corrupting VREF. AIN– can be connected to VREF, provided that VREF is well-decoupled to analog ground. Internal PGA gain setting is 1. 2V 20 Ω 1V 0V AVDD/2 AVDD AIN+ MODE 20 pF 20 Ω CLAMP AIN– 20 pF CLAMPOUT 1 µF 10 µF CLAMPIN VREF = 1 V 0.1 µF REFT 10 µF 0.1 µF 0.1 µF REFSENSE REFB Figure 34. Operating Configuration: 2-V Single-Ended Input, Internal ADC References 22 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION operating configuration examples (continued) Figure 35 shows a configuration using the internal ADC references for digitizing a dc-coupled differential input with 1.5-Vp-p span and 1.5-V common-mode voltage. External resistors are used to set the internal bandgap reference output at VREF to 0.75 V. Tying MODE to AVDD then sets the REFT and REFB voltages via the internal reference generator for a 1.5-Vp-p ADC input range. If a transformer is used to generate the differential ADC input from a single-ended signal, then the CLAMPOUT pin provides a suitable bias voltage for the secondary windings center tap when MODE = AVDD. 1.875 V AVDD 20 Ω 1.5 V 1.125 V 20 Ω 1.875 V 1.5 V 1.125 V AIN+ MODE 20 pF AIN– 20 pF VREF = 0.75 V 5 kΩ 0.1 µF REFSENSE REFT 10 µF 10 µF 10 kΩ 0.1 µF REFB 0.1 µF Figure 35. Operating Configuration: 1.5-V Differential Input, Internal ADC References Figure 36 shows a configuration using the internal ADC references and an external VREF source for digitizing a dc coupled single-ended input with span 0.5 V to 2 V. A 1.25-V external source provides the bias voltage for the AIN– pin and also, via a buffered potential divider; the 0.75 VREF voltage required to set the input range to 1.5 Vp-p MODE is tied to AVDD to set internal ADC references configuration. AVDD 2V 20 Ω AIN+ 1.25 V 0.5 V 20 pF 20 Ω 1.25 Source 10 µF MODE 0.1 µF 20 pF AIN– 10 kΩ _ (0.75 V) + REFT 0.1 µF VREF 10 µF REFB 0.1 µF 15 kΩ REFSENSE AVDD Figure 36. Operating Configuration: 1.5-V Single-Ended Input, External VREF Source www.ti.com 23 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION operating configuration examples (continued) Figure 37 shows a configuration using external ADC references for digitizing a differential input with span 0.8 V. To maximize the signal swing at the ADC core, the PGA gain is set to 2.5 to give a 2-Vp-p output from the PGA. MODE is tied to ground to disable the internal reference buffer. The external ADC reference sources must set REFT 1 V higher than REFB to set the ADC input span to 2 Vp-p, and the voltages provided by the external sources must be centered near AVDD/2 for best ADC operation. REFSENSE is shown tied to AVDD to disable the internal bandgap refence (A1), though other components in the system may use the VREF output if desired. External ADC references are best suited to applications which require the tighter reference voltage tolerance and temperature coefficient than the internal bandgap reference (A1) can provide, or where the references are to be shared among several THS1041 ADCs for best matching of their ADC channels. 1.7 V 20 Ω AIN+ 1.5 V 1.3 V MODE 20 pF 20 Ω 1.7 V 1.5 V 1.3 V AIN– 20 pF AVDD REFSENSE 2V 10 µF REFT 0.1 µF 10 µF 1V REFB 10 µF Figure 37. Operating Configuration: 0.8-V Differential Input and External ADC References clamp operation 10-Bit DAC CLAMPIN CLAMP + _ CLAMPOUT CIN VIN Control Register (Bit CLINT) V(Clamp) SW1 RIN S/H AIN+ Figure 38. Schematic of Clamp Circuitry The THS1041 provides a clamp function for restoring a dc reference level to the signal at AIN+ or AIN– which has been lost through ac-coupling from the signal source to this pin. Figure 38 and Figure 39 show an example of using the clamp to restore the black level of a composite video input ac-coupled to AIN+. While the clamp pin is held high, the clamp amplifier forces the voltage at AIN+ to equal the clamp reference voltage, setting the dc voltage at AIN+ for the video black level. After power up, the clamp reference voltage is the voltage on the CLAMPIN pin. This reference can instead be taken from the internal CLAMP DAC by suitably programming the THS1041 clamp and control registers. Clamp acquisition and clamp droop design calculations are discussed later. 24 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION clamp operation (continued) Black Level Line Sync Video at AIN CLAMP Figure 39. Example Waveforms for Line-Clamping to a Video Input Black Level clamp DAC output voltage range and limits When using the internal clamp DAC, the user must ensure that the desired dc clamp level at AIN+/– lies within the voltage range VREFB to VREFT. This is because the clamp DAC voltage is constrained to lie within this range VREFB to VREFT. Specifically: VDAC + V REFB ) (V REFT * V REFB) (0.006 ) 0.988 (DAC code)ń1024) (13) DAC codes can range from 0 to 1023. Figure 40 graphically shows the clamp DAC output voltage versus the DAC code. VDAC VREFT VREFB + 0.006(VREFT–VREFB) VREFB + 0.987(VREFT–VREFB) VREFB DAC Code 0 1023 Figure 40. Clamp DAC Output Voltage Versus DAC Register Code Value If the desired dc level at AIN+/– does not lie within the voltage range VREFT to VREFB, then either the CLAMPIN pin can be used instead to provide a suitable reference voltage, or it may be possible to redesign the application to move the AIN+/– input range into the CLAMP DAC voltage range. www.ti.com 25 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION power management In power-sensitive applications (such as battery-powered systems) where the THS1041 ADC is not required to convert continuously, power can be saved between conversion intervals by placing the THS1041 into power-down mode. This is achieved by setting bit 3 (PWDN) of the control register to 1. In power-down mode, the device typically consumes less than 0.1 mW. Power-down mode is exited by resetting control register bit 3 to 0. On power up, typical wake-up and power-up times apply. See power supply section. In systems where the ADC must run continuously, but where the clamp is not required, the supply current can be reduced by approximately 1.2 mA by setting the control register bit 6 (CLDIS) to 1, which disables the clamp circuit. Similarly, when REFSENSE is tied to AVDD, the reference generator is disabled and supply current reduced by approximately 1.2 mA. output format and digital I/O While the OE pin is held low, ADC conversion results are output at pins I/O0 (LSB) to I/O9 (MSB). The ADC input over-range indicator is output at pin OVR. OVR is also disabled when OE is held high. The default ADC output data format is unsigned binary (output codes 0 to 1023). The output format can be switched to 2s complement (output codes –512 to 511) by setting control register bit 5 (TWOC) to 1. writing to the internal registers through the digital I/O bus Pulling pin OE high disables the I/O and OVR pin output drivers, placing the driver outputs in a high impedance state. This allows control register data to be loaded into the THS1041 by presenting it on the I/O0 to I/O9 pins and pulsing the WR pin high then low to latch the data into the chosen control or DAC register. Figure 41 shows an example register write cycle where the clamp DAC code is set to 10F (hex) by writing to clamp registers 1 and 2 (see the register map in Table 2). Pins I/O0 to I/O7 are driven to the clamp DAC code lower byte (0F hex), and pins I/08 and I/O9 are both driven to 0 to select clamp register 1 as the data destination. The clamp low-byte data is then loaded into this register by pulsing WR high. The top 2 bits of the DAC word are then loaded by driving 01(hex) on pins I/O0 to I/O7 and by driving pin I/O8 to 1 and pin I/O9 to 0 to select clamp register 2 as the data destination. WR is pulsed a second time to latch this second control word into clamp register 2. Interface timing parameters are given in Figures 1 and 2. OE WR I/O (0–9) Output Input 00F Load 0F Into REGISTER 0 Input 101 Output Load 01 Into REGISTER 1 Figure 41. Example Register Write Cycle to Clamp DAC Register 26 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 PRINCIPLES OF OPERATION digital control registers The THS1041 contains two clamp registers and a control register for user programming of THS1041 operation. Binary data can be written into these registers by using pins I/O0 to I/O9 and the WR and OE pins (see the previous section). In input mode, the two I/O bus MSBs are address bits, 00 addressing clamp register 1, 01 clamp register 2, and 10 the control register. Table 2. Register Map ADDRESS I/O[9:8] DESCRIPTION BIT DEF (HEX) RW 00 Clamp register 1 00 RW 01 Clamp register 2 00 RW 10 11† Control register Reserved† 01 RW B7 B6 B5 B4 B3 B2 B1 B0 DAC[7] DAC[6] DAC[5] DAC[4] DAC[3] DAC[2] DAC[1] DAC[0] DAC[9] DAC[8] CLDIS TWOC CLINT PDWN PGA[2] PGA[1] PGA[0] † Do not write to register 11 Table 3. Register Contents REGISTER Control register I/O[9:8] = 10 BIT NO BIT NAME(S) DEFAULT PGA[2:0] 001 3 PDWN 0 Power down 0 = THS1041 powered up 1 = THS1041 powered down 4 CLINT 0 Clamp voltage internal/external 0 = external analog clamp voltage from CLAMPIN pin 1 = from onboard DAC (see clamp register) 5 TWOC 0 Output format 0 = unsigned binary 1 = twos complement 6 CLDIS 0 CLAMPOUT pin disable (for power saving) 0 = Enable 1 = Disable 7:0 Unused DAC[7:0] 0 7:2 Clamp register 2 I/O[9:8] = 01 PGA gain: 000 = 0.5 001 = 1.0 (default value) 010 = 1.5 011 = 2.0 100 = 2.5 101 = 3.0 110 = 3.5 111 = 4.0 2:0 7 Clamp register 1 I/O[9:8] = 00 DESCRIPTION 1:0 Clamp DAC voltage (DAC[0] = LSB.) DAC[9:0] = 00h: Clamp voltage = REFB DAC[9:0] = 3Fh: Clamp voltage = REFT Unused DAC[9:8] 0 Clamp DAC voltage (DAC[9] = MSB) www.ti.com 27 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 APPLICATION INFORMATION driving the THS1041 analog inputs driving the clock input Obtaining good performance from the THS1041 requires care when driving the clock input. Different sections of the sample-and-hold and ADC operate while the clock is low or high. The user should ensure that the clock duty cycle remains near 50% to ensure that all internal circuits have as much time as possible in which to operate. The CLK pin should also be driven from a low jitter source for best dynamic performance. To maintain low jitter at the CLK input, any clock buffers external to the THS1041 should have fast rising edges. Use a fast logic family such as AC or ACT to drive the CLK pin, and consider powering any clock buffers separately from any other logic on the PCB to prevent digital supply noise appearing on the buffered clock edges as jitter. As the CLK input threshold is nominally around AVDD/2, any clock buffers need to have an appropriate supply voltage to drive above and below this level. driving the sample and hold inputs driving the AIN+ and AIN– pins Figure 42 shows an equivalent circuit for the THS1041 AIN+ and AIN– pins. The load presented to the system at the AIN pins comprises the switched input sampling capacitor, CSample, and various stray capacitances, C1 and C2. AVDD CLK 1.2 pF AIN CSample C2 1.2 pF C1 8 pF AGND CLK + _ VCM = AIN+/AIN– Common Mode Voltage Figure 42. Equivalent Circuit for Analog Input Pins AIN+ and AIN– The input current pulses required to charge CSample and C2 can be time averaged and the switched capacitor circuit modelled as an equivalent resistor: R IN2 + (14) 1 C S f CLK where CS is the sum of CSample and C2. This model can be used to approximate the input loading versus source resistance for high impedance sources. 28 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 APPLICATION INFORMATION AVDD R2 = 1/CS fCLK AIN IIN C1 8 pF + _ AGND VCM = AIN+/AIN– Common Mode Voltage Figure 43. Equivalent Circuit for the AIN Switched Capacitor Input AIN input damping The charging current pulses into AIN+ and AIN– can make the signal sources jump or ring, especially if the sources are slightly inductive at high frequencies. Inserting a small series resistor of 20 Ω or less and a small capacitor to ground of 20 pF or less in the input path can damp source ringing (see Figure 44). The resistor and capacitor values can be made larger than 20 Ω and 20 pF if reduced input bandwidth and a slight gain error (due to potential division between the external resistors and the AIN equivalent resistors) are acceptable. Note that the capacitors should be soldered to a clean analog ground with a common ground point to prevent any voltage drops in the ground plane appearing as a differential voltage at the ADC inputs. R< 20 Ω VS AIN C < 20 pF Figure 44. Damping Source Ringing Using a Small Resistor and Capacitor driving the VREF pin Figure 45 shows the equivalent load on the VREF pin when driving the ADC internal references buffer via this pin (MODE = AVDD/2 or AVDD and REFSENSE = AVDD). AVDD RIN VREF 10 kΩ MODE = AVDD REFSENSE = AVDD, MODE = AVDD/2 or AVDD AGND + _ (AVDD + VREF) /4 Figure 45. Equivalent Circuit of VREF The nominal input current IREF is given by: I REF + 3V * AV REF DD 4 R IN (15) www.ti.com 29 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 APPLICATION INFORMATION driving the VREF pin (continued) Note that the maximum current may be up to 30% higher. The user should ensure that VREF is driven from a low noise, low drift source, well decoupled to analog ground and capable of driving the maximum IREF. driving REFT and REFB (external ADC references, MODE = AGND) AVDD To ADC Core REFT AGND AVDD 2 kΩ To ADC Core REFB AGND Figure 46. Equivalent Circuit of REFT and REFB Inputs designing the dc clamp Figure 38 shows the basic operation of the clamp circuit with the analog input AIN+ coupled via an RC circuit. AIN– must be connected to a dc source whose voltage level keeps the THS1041 differential input within the ADC input range. The clamp voltage output level may be established by an analog voltage on the CLAMPIN pin or by programming the on-chip clamp DAC. (Note that it is possible to reverse the AIN+ and AIN– connections if signal inversion is also required. The following section assumes that the signal is coupled to AIN+ and that AIN– is connected to a suitable dc bias level). initial clamp acquisition time Acquisition time is the time required to reach the target clamp voltage at AIN+ when the clamp switch SW1 is closed for the first time. The acquisition time is given by T ACQ +C ǒ Ǔ V IN R lN ln V (16) C E where VC is the difference between the dc level of the input VIN and the target clamp output voltage, VClamp. VE is the difference between the ideal VC and the actual VC obtained during the acquisition time. The maximum tolerable error depends on the application requirements. For example, consider clamping an incoming video signal that has a black level near 0.3 V to a black level of 1.3 V at the THS1041 AIN+ input. The voltage VC required across the input coupling capacitor is thus 1.3 – 0.3 = 1 V. If a 10 mV or less clamp voltage error VE gives acceptable system operation, the source resistance RIN is 20 Ω and the coupling capacitor CIN is 1 µF, then the total clamp pulse duration required to reach this error is: TACQ = 1 µF × 20 Ω × ln(1/0.01) = 92 µs (approximate) 30 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 APPLICATION INFORMATION initial clamp acquisition time (continued) Initial acquisition can be performed in two ways: D Pulsing the CLAMP pin as in normal operation. Provided that clamp droop (see below) is negligible, initial acquisition is complete when the total clamped (CLAMP = high) time equals TACQ. D Pulling the CLAMP pin high for the required acquisition time before starting normal operation. This method is faster, though possibly less convenient for the user to implement. clamp droop The charging currents drawn by the sample-and-hold switched capacitor input can charge or discharge CIN, causing the dc voltage at AIN+ to drift towards the dc bias voltage at AIN– during the time between clamp pulses. This effect is called clamp droop. Voltage droop is a function of the AIN+ and AIN– input currents to the THS1041, IIN, and the time between clamp intervals, tD: V DROOP [ ǒ Ǔ (17) I IN C IN t (approximate) d Worst case droop between clamping intervals occurs for maximum input bias current. Maximum input current is IINFS, which occurs when the input level is at its maximum or minimum. For example, at 40 MSPS IINFS is approximately 20 µA for a 2-V input range at AIN (assuming 2 V appear across RIN2—see driving the sample and hold reference inputs to calculate RIN2). Note that IINFS may vary from this by ±30% because of processing variations and voltage dependencies. Designs should allow for this variation. If the time td between clamping intervals is 63.5 µs and CIN is 1 µF, then the maximum clamp level droop between clamp pulses is V (max) + 20 mAń1 mF 63.5 ms + 1.25 mV (approximate, ignoring 30% tolerance) DROOP + 0.62 LSB at PGA gain + 1, 2 V ADC references (18) If this droop is greater than can be tolerated in the application, then increase CIN to slow the droop and hence reduce the voltage change between clamp pulses. If a high leakage capacitor is used for coupling the input source to the AIN pin then the droop may be significantly worse than calculated above. Avoid using electrolytic and tantalum coupling capacitors as these have higher leakage currents than nonpolarized capacitor types. Electrolytic and tantalum capacitors also tend to have higher parasitic inductance, which can cause problems at high input frequencies. steady-state clamp voltage error During the clamp pulse (CLAMP = high), the dc voltage on AIN is refreshed from the clamp voltage. Provided that droop is not excessive, clamping fully reverses the effect of droop. However, using very short clamp pulses with long intervals between pulses (td) can result in a steady-state voltage difference, VCOS, between the dc voltage at AIN and V(Clamp). Figure 47 shows the approximate voltage waveform at AIN resulting from a a large clamp droop during td and clamp voltage reacquisition during the clamp pulse time, tc. www.ti.com 31 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 APPLICATION INFORMATION steady-state clamp voltage error (continued) V(Clamp) V COS VDROOP = ∆VAIN VAIN tc td VM Figure 47. Approximate Waveforms at AIN During Droop and Clamping The voltage change at AIN during acquisition has been approximated as a linear charging ramp by assuming that almost all of VCOS appears across RIN, giving a charging current VCOS/RIN (this is a reasonable approximation when VCOS is large enough to be of concern). The voltage change at AIN during clamp acquisition is then: DV V + COS AIN R IN t C (19) d IN The peak-to-peak voltage variation at AIN must equal the clamp droop voltage at steady state. Equating the droop voltage to the clamp acquisition voltage change gives: V COS + R IN I IN tc t (20) d Thus for low offset voltage, keep RIN low, design for low droop and ensure that the ratio td/tc is not unreasonably large. reference decoupling VREF pin When the on-chip reference generator is enabled, the VREF pin should be decoupled to the circuit board’s analog ground plane close to the THS1041 AGND pin via a 1-µF capacitor and a 0.1-µF ceramic capacitor. REFT and REFB pins In any mode of operation, the REFT and REFB pins should be decoupled as shown in Figure 48. Use short board traces between the THS1041 and the capacitors to minimize parasitic inductance. 0.1 µF REFT 10 µF 0.1 µF THS1041 REFB 0.1 µF Figure 48. Recommended Decoupling for the ADC Reference Pins REFT and REFB 32 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 APPLICATION INFORMATION CLAMPOUT decoupling (when used as dc bias source) When using CLAMPOUT as a dc biasing reference (e.g., MODE = AVDD), the CLAMPOUT pin should be decoupled to the circuit board’s analog ground plane close to the THS1041 AGND pin via a 1-µF capacitor and a 0.1-µF ceramic capacitor. supply decoupling The analog (AVDD, AGND) and digital (DVDD, DGND) power supplies to the THS1041 should be separately decoupled for best performance. Each supply needs at least a 10-µF electrolytic or tantalum capacitor (as a charge reservoir) and a 100-nF ceramic type capacitor placed as close as possible to the respective pins (to suppress spikes and supply noise). digital output loading and circuit board layout The THS1041 outputs are capable of driving rail-to-rail with up to 10 pF of load per pin at 40-MHz clock frequency and 3-V digital supply. Minimizing the load on the outputs improves THS1041 signal-to-noise performance by reducing the switching noise coupling from the THS1041 output buffers to the internal analog circuits. The output load capacitance can be minimized by buffering the THS1041 digital outputs with a low input capacitance buffer placed as close to the output pins as physically possible, and by using the shortest possible tracks between the THS1041 and this buffer. Inserting small resistors in the range 100 Ω to 300 Ω between the THS1041 I/O outputs and their loads can help minimize the output-related noise in noise-critical applications. Noise levels at the output buffers, which may affect the analog circuits within THS1041, increase with the digital supply voltage. Where possible, consider using the lowest DVDD that the application can tolerate. Use good layout practices when designing the application PCB to ensure that any off-chip return currents from the THS1041 digital outputs (and any other digital circuits on the PCB) do not return via the supplies to any sensitive analog circuits. The THS1041 should be soldered directly to the PCB for best performance. Socketing the device degrades performance by adding parasitic socket inductance and capacitance to all pins. user tips for obtaining best performance from the THS1041 D D D D Choose differential input mode for best distortion performance. Choose a 2-V ADC input span for best noise performance. Choose a 1-V ADC input span for best distortion performance. Drive the clock input CLK from a low-jitter, fast logic stage, with a well-decoupled power supply and short PCB traces. D Use a small RC filter (typically 20 Ω and 20 pF) between the signal source(s) the AIN+ (and AIN–) input(s) when the systems bandwidth requirements allow this. www.ti.com 33 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 APPLICATION INFORMATION definitions D Integral nonlinearity (INL)—Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero to full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as a level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two endpoints. D Differential nonlinearity (DNL)—An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore this measure indicates how uniform the transfer function step sizes are. The ideal step size is defined here as the step size for the device under test (i.e., (last transition level – first transition level) ÷ (2n – 2)). Using this definition for DNL separates the effects of gain and offset error. A minimum DNL better than –1 LSB ensures no missing codes. D Zero-error—Zero-error is defined as the difference in analog input voltage—between the ideal voltage and the actual voltage—that switches the ADC output from code 0 to code 1. The ideal voltage level is determined by adding the voltage corresponding to 1/2 LSB to the bottom reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels (1024). D Full-scale error—Full-scale error is defined as the difference in analog input voltage—between the ideal voltage and the actual voltage—that will switch the ADC output from code 1022 to code 1023. The ideal voltage level is determined by subtracting the voltage corresponding to 1.5 LSB from the top reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels (1024). D Wake-up time—Wake-up time is from the power-down state to accurate ADC samples being taken and is specified for MODE = AGND with external reference sources applied to the device at the time of release of power-down, and an applied 40-MHz clock. Circuits that need to power up are the bandgap, bias generator, SHPGA, and ADC. D Power-up time—Power-up time is from the power-down state to accurate ADC samples being taken and is specified for MODE = AVDD/2 or AVDD and an applied 40-MHz clock. Circuits that need to power up include VREF reference generation (A1), bias generator, ADC, the SHPGA, and the on-chip ADC reference generator (A2). D Aperture delay—The delay between the 50% point of the rising edge of the clock and the instant at which the analog input is sampled. D Aperture uncertainty (Jitter)—The sample-to-sample variation in aperture delay. 34 www.ti.com THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 MECHANICAL DATA DW (R-PDSO-G**) PLASTIC SMALL-OUTLINE 16 PINS SHOWN 0.050 (1,27) 0.020 (0,51) 0.014 (0,35) 16 0.010 (0,25) M 9 0.419 (10,65) 0.400 (10,15) 0.010 (0,25) NOM 0.299 (7,59) 0.293 (7,45) Gage Plane 0.010 (0,25) 1 8 0°–ā8° A 0.050 (1,27) 0.016 (0,40) Seating Plane 0.104 (2,65) MAX 0.012 (0,30) 0.004 (0,10) PINS ** 0.004 (0,10) 16 20 24 28 A MAX 0.410 (10,41) 0.510 (12,95) 0.610 (15,49) 0.710 (18,03) A MIN 0.400 (10,16) 0.500 (12,70) 0.600 (15,24) 0.700 (17,78) DIM 4040000 / C 07/96 NOTES: A. B. C. D. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). Falls within JEDEC MS-013 www.ti.com 35 THS1041 SLAS289B – OCTOBER 2001 – REVISED FEBRUARY 2002 MECHANICAL DATA PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE 14 PINS SHOWN 0,30 0,19 0,65 14 0,10 M 8 0,15 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 1 7 0°–ā8° A 0,75 0,50 Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,10 8 14 16 20 24 28 A MAX 3,10 5,10 5,10 6,60 7,90 9,80 A MIN 2,90 4,90 4,90 6,40 7,70 9,60 DIM 4040064/F 01/97 NOTES: A. B. C. D. 36 All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0,15. Falls within JEDEC MO-153 www.ti.com IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2002, Texas Instruments Incorporated