For NT68665/NT68625 Flat Panel Monitor Controller Preliminary V 0.40 2006-01-06 NT68665/NT68625 TABLE OF CONTENTS 1. REVISION HISTORY................................................................................................................ 4 2. FEATURES .............................................................................................................................. 5 3. GENERAL DESCRIPTION....................................................................................................... 8 4. BLOCK DIAGRAM .................................................................................................................. 9 5. PINOUT INFORMATION ........................................................................................................ 10 5.1. 5.2. 5.3. 6. PIN DIAGRAM ................................................................................................................... 10 PIN ASSIGNMENT .............................................................................................................. 11 PIN DESCRIPTION ............................................................................................................. 15 FUNCTIONAL DESCRIPTION ............................................................................................... 19 6.1. 6.2. 6.3. 6.4. 6.5. 6.6. 6.7. 6.8. 6.9. 6.10. 6.11. 6.11.1. 6.11.2. 6.12. 6.13. 6.13.1. 6.13.2. 6.14. 6.14.1. 6.14.2. 6.15. 7. POWER CONTROL ............................................................................................................ 19 ANALOG TO DIGITAL CONVERTER (ADC) ............................................................................ 19 DVI RECEIVER ................................................................................................................. 20 GRAPHIC PORT CAPTURE INTERFACE ................................................................................ 21 VIDEO PORT CAPTURE INTERFACE .................................................................................... 21 AUTO TUNE ...................................................................................................................... 21 VIDEO PROCESSOR .......................................................................................................... 23 SYNC PROCESSOR ........................................................................................................... 25 OSD FUNCTION ............................................................................................................... 28 DPLL CLOCK CONTROL .................................................................................................... 36 DISPLAY INTERFACE.................................................................................................... 37 Scaler Display Data .................................................................................................... 37 Single/Dual pixel LVDS Transmitter............................................................................. 38 TIMING CONTROLLER CONTROL ......................................................................................... 40 MISCELLANEOUS .............................................................................................................. 45 General-Purpose Input Output (GPIO)........................................................................ 45 PWM Output ............................................................................................................... 46 MCU INTERFACE .............................................................................................................. 47 I2C Protocol................................................................................................................ 47 IRQn Interrupt Sources ............................................................................................... 49 8031 ON-CHIP MICROCONTROLLER .................................................................................. 50 ELECTRICAL SPECIFICATIONS .......................................................................................... 51 7.1. 7.2. DC ELECTRICAL CHARACTERISTICS .................................................................................. 51 AC ELECTRICAL CHARACTERISTICS ................................................................................... 58 8. APPLICATION CIRCUIT ........................................................................................................ 69 9. REGISTERS MAPPING ......................................................................................................... 71 9.1. 9.2. 9.3. 9.4. 9.5. 9.6. 9.7. 9.8. 9.9. 2006-02-09 ADC INTERFACE .............................................................................................................. 72 DVI INPUT CONTROL 1 ..................................................................................................... 75 PRE-PATTERN CONTROL ................................................................................................... 78 GRAPHIC PORT CONTROL ................................................................................................. 78 VIDEO PORT CONTROL ..................................................................................................... 86 COLOR SPACE CONVERSION CONTROL .............................................................................. 88 VIDEO PORT CAPTURE CONTROL ...................................................................................... 89 BACK END IMAGE PROCESSING ......................................................................................... 91 NOISE REDUCTION FILTER CONTROL ................................................................................. 93 2 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9.10. 9.11. 9.12. 9.13. 9.14. 9.15. 9.16. 9.17. 9.18. 9.19. 9.20. 9.21. 9.22. 9.23. 9.24. 9.25. 9.26. 9.27. 9.28. 9.29. 9.30. 9.31. 9.32. 9.33. 9.34. 9.35. 9.36. 9.37. 9.38. 9.39. GENERAL PURPOSE INPUT OUTPUT (GPIO) ....................................................................... 94 PWM OUTPUT ................................................................................................................. 95 ON SCREEN DISPLAY REGISTERS ...................................................................................... 97 SOURCE HSYNC DIGITAL PLL CONTROL .......................................................................... 112 INDEX PORT ACCESS CONTROL ....................................................................................... 115 MISC. ACCESS CONTROL ................................................................................................ 116 AUTO GAIN/GAUGE ACCESS W INDOW CONTROL .............................................................. 117 DISPLAY DIGITAL PLL CONTROL ...................................................................................... 118 GRAPHIC INPUT GAUGE .................................................................................................. 119 PRODUCT ID .................................................................................................................. 121 POWER CONTROL .......................................................................................................... 121 AUTO TUNE .................................................................................................................... 122 BRIGHT FRAME DISPLAY REGISTERS ............................................................................... 128 DVI INPUT CONTROL 2 ................................................................................................... 130 DISPLAY PORT CONTROL ................................................................................................ 131 SYNC PROCESSOR ......................................................................................................... 144 LVDS OUTPUT CONTROL................................................................................................ 152 AUTO OFFSET CONTROL ................................................................................................. 153 DATA TRACKING CONTROL .............................................................................................. 154 SRGB CONTROL ............................................................................................................ 155 TEST MODE ................................................................................................................... 159 TIMING CONTROLLER CONTROL ....................................................................................... 163 FLICKER DETECT CONTROL ............................................................................................ 169 HIGH-BANDWIDTH DIGITAL CONTENT PROTECTION SYSTEM .............................................. 171 DITHERING FUNCTION 2 .................................................................................................. 176 HORIZONTAL NON-LINEAR SCALING FUNCTION ................................................................. 177 BRIGHT FRAME BORDER FUNCTION ................................................................................. 178 Y/C PEAKING CONTROL .................................................................................................. 179 ACE CONTROL ............................................................................................................ 180 COLOR MANAGEMENT .................................................................................................... 181 10. ORDERING INFORMATION ................................................................................................ 184 11. PACKAGE INFORMATION.................................................................................................. 185 2006-02-09 3 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1. Revision History NT68665/NT68625 Specification Revision History Version Content Data 0.40 Pin out assignment changed Jan. 2006 0.30 Added BF3 and HDCP Dec. 2005 0.20 Proposal Ⅱ Spec. Sep. 2005 0.11 Proposal I Spec. Aug. 2005 0.10 Original Spec. Jul. 2005 2006-02-09 4 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 2. FEATURES Analog Graphic Input Integrated triple high speed ADC/PLL 0.55V to 0.9V Analog input range Supports both non-interlaced and interlaced input signals 64 steps of phase adjust for each RGB channel Sampling rate up to 110MHz for X type, 165MHz for E type 500 MHz programmable analog bandwidth Digital Graphic Input Integrated single link DVI receiver Direct connect to all DVI compliant TMDS transmitters Operating up to 165MHz Supports High-Bandwidth Digital Protection (HDCP) Supports Encryption HDCP secret key Digital Video Input Supports ITU-R BT.656 8-bit Input format Built-in YUV to RGB color space converter Spatial de-interlace Video Processing Independent horizontal and vertical zoom and shrink Auto-calibration function for quick video positioning, clock tracking and phase adjust Programmable H-sync pulse guard window prevents the position detecting errors Enhancement Back-end brightness, Contrast, Hue, Saturation and Sharpness adjust Built-in adaptive Noise Reduction function Built-in Post Pattern generator Support Bright Frame III function for window media enhancement adjust, that have automatic contrast & brightness adjustment, color correction and color enhancement on regional picture Sync Processor Support TTL Sync-On-Green (SOG) (including Sync Slicer) Polarity detection Frequency measurement Fast mode change detection Interlace or non-interlace input detection Separate or composite sync auto switching (including Sync Separator) Internal OSD Programmable multi-color RAM font as well as a bitmapped graphical OSD are supported Provide 184 programmable 1 bits/pixel RAM Fonts, 64 programmable 2 bits/pixel RAM Fonts, 8 programmable 4 bits/pixel RAM Fonts Optional 10x18, 12x18, 10x16, 12x16 dot matrix Internal SRAM allows up to 2048 characters, with programmable OSD frame size. Width is 64 column, and Height is 32 row Programmable shadow or border control for each character by each row Programmable blinking effects for each character Spacing control to avoid expansion distortion 2006-02-09 5 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Supports simultaneous display of up to 4 OSD windows Maximum 4 times of global zoom for horizontal and vertical axis Separate row zoom control Support flexible FG or BG optional transparent, translucent, and opaque effects 256 palette with 64K color selectable Top-bottom flip, left-right mirror and 90 degree / 270 degree rotated Flexible Fade-in, Fade-out effect Splitting OSD frame supported Display Output Supports single pixel or dual pixel output Multi-output interface RSDS/LVDS supported Spread spectrum clock (SSC) output, output signals drive current and slew rate control for low EMI Dithering function supports 24-bit quality for 18-bit panel Optional Frame Sync or Free Run display synchronization modes 10-bit programmable gamma correction 2 channel PWM output for LCD back-light control or volume control Display resolution up to SXGA Supports sRGB input Built-in Dual Pixel LVDS Transmitter Integrate the Dual Port, 4 Data Channel and Clock-Out Low-Voltage differential LVDS transmitter to supports single or dual pixel 6/8-bit display data transmission Suited for VGA, SVGA, XGA and dual pixel SXGA, UXGA display transmission from controller to display with very low EMI Built-in Panel Timing Controller Integrate the timing control (TCON) to supports single or dual port column drivers Integrate RSDS transmitter to supports RSDS differential output for RSDS Column Drivers 8 Programmable General Purpose Output provide customized for standard or in-house column drivers and row drivers Flexible flicker detection for 2-line dot inversion Embedded 8031 On-Chip Microcontroller 8031 8-bit CMOS Micro-Processor (uP) core On-Chip Oscillator ➪ 12MHz~15MHz operating frequency 64K/128K bytes of on-chip flash memory for program memory, 2K bytes of Mask ROM for ISP control function and 1,280/1792 Bytes On-Chip RAM 4 channels 7-Bit resolution A/D Converter 37 Selectable General Purpose I/O Pins 10 selectable output channels PWM D/A Converter 5-vector interrupt structure with two programmable priority levels for uP F8031 2 Two built-in master/slave I C bus interfaces support VESA DDC 2Bi/2B+/CI Two DDC2Bi with Selectable 128/256 Bytes EDID-Buffer to internal RAM MCU Interface High speed serial 2-wire IIC bus Power 3.3V power supply 2006-02-09 6 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Built-in 3.3V to 1.8V LDO regulator Normal operate less than 1.5 W Power down less than 50 mW Package QFP 128 pin 2006-02-09 7 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 3. General Description The NT68665/NT68625 is a highly integrated flat panel display controller that interfaces analog, digital, and video inputs. It combines a triple ADC, a DVI compliant TMDS receiver, a digital YUV receiver, a high quality zoom and shrink engine, a multi-color on screen display (OSD) controller and many other functions in a single chip. It provides the user with a simple, flexible and cost-effective solution for various flat panel display products. The NT68665/NT68625 operates at frequencies up to 165MHz, suitable for LCD monitor up to SXGA resolution. By using alternate sampling technology, the supported analog input resolution can be extended to UXGA mode. The NT68665/NT68625 also has a built-in noise reduction function to provide more stable video quality, spread spectrum to provide low EMI solution, sRGB for video color space convert and post pattern for manufacture test. The display provided multi-interface with timing controller or without timing controller. With timing controller provided single/double pixel clock RSDS interface; without timing controller provide single/double pixel clock LVDS interface. In addition, NT68665/NT68625 includes an integrated 8-Bit Microcontroller (MCU). It contains an 8-bit 8031 micro-controller, on-chip 64K/128K bytes flash-type program ROM, 1,280-bytes internal data memory, four 7-bit resolution A/D Converter, 10-channel 8-bit resolution PWM DAC, two16-bit timer/counters, and a UART. Except those, it has two-channel hardware DDC solution, and VESA 2Bi/2B+ master/slave I2C bus interface. MSP3450 Audio Audio In TDA 7496L Amp RSDS Output VGA In S-Video In YUV (ITU656) LVDS Output NT68665/ NT68625 DVI In TV Decoder CVBS In 24LC16 NVRAM Figure 3-1 NT68665/NT68625 System Design Example 2006-02-09 8 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 4. Block Diagram Post - Pattern Generator Pre - Pattern Generator Graphic Capture / Measurement Digital TMDS TMDS RX Analog RGB Triple ADC Over-sampling clock Data over sampling YUV to RGB Scaling sRGB Gain/ Offset Gamma/ Dithering Display Control OSD Controller *Optional OSD RAMs LVDS Transmitter ADC_HS HPLL MCU 64/128K Flash Memory HS / VS SOGI SOG Slicer Sync Processor 7-bit ADC *4 *Optional Host Interface SSC Clock Generation RSDS Transmitter IN_YUV_HS/ IN_YUV_VS/ IN_FIELD Digital Video YUV Timing Controller DDC2Bi *2 Video Capture / Measurement Reference Clock Figure 4-1 Functional Block Diagram 2006-02-09 9 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 5. Pinout Information 5.1. Pin Diagram PC7 PD0 PD1 PD2 PD3 PD4 (HSYNCI) NC GPO1 AD0/GPO2 AD1/GPO3 INT_VSO/GPO4 INT_HSO/GPO5 CVDD GPO6 PWMA/GPO7 PWMB/GPO8 (VSYNCI) NC PC0* PC1* PC3/PWM0 PC4/PWM1 PC5 PB1/ADC1 PB0/ADC0 OSCI OSCO 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 RSTB MCU_VCC MCU_GND RX2+ RX2AVCC RX1+ RX1AGND RX0+ RX0AGND RXC+ RXCAVCC REXT PVCC PGND BIN1+ BIN1SOG1I GIN1+ GIN1RIN1+ RIN1ADC_VAA ADC_GNDA PC2 PD6 PB3/ADC3/INT1 P31/TXD P30/RXD PB2/ADC2/INT0 PB7/DDC_SDA1 PB6/DDC _SCL1 PA3/PWM5 PA4*/PWM6* PA5*/PWM7* 1 102 PC6 2 101 DGND/CGND 3 100 RSRB3M 4 99 5 98 6 97 7 96 8 9 95 10 93 11 92 12 91 13 90 14 89 15 88 16 87 17 86 18 85 19 20 84 94 83 21 NT68665 22 82 81 23 80 24 79 25 78 26 77 27 76 28 75 29 74 30 73 31 72 32 71 33 70 34 69 35 68 36 67 37 66 38 65 RSRB3P RSRB2M RSRB2P RSRB1M RSRB1P RSGB3M RSGB3P RSGB2M RSGB2P DVDD SP RSGB1M/T0M RSGB1P/T0P RSCLKBM/T1M RSCLKBP/T1P RSBB3M/T2M RSBB3P/T2P RSBB2M/TCLK1M RSBB2P/TCLK1P RSBB1M/T3M RSBB1P/T3P DGND/CGND RSRA3M/T4M/RSRB0M RSRA3P/T4P/RSRB0P RSRA2M/T5M/RSGB0M RSRA2P/T5P/RSGB0P RSRA1M/T6M/RSBB0M RSRA1P/T6P/RSBB0P RSGA3M/TCLK2M RSGA3P/TCLK2P RSGA2M/T7M RSGA2P/T7P PA1/PWM3 PA2/PWM4 PA0/PWM2 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 CGND/DGND RSGA1M RSGA1P/VCKI RSCLKAM/V7 RSCLKAP/V6 RSBA3M/V5 RSBA3P/V4 RSBA2M/V3 RSBA2P/V2 RSBA1M/V1 RSBA1P/V0 DVDD CVDD IRQn SCL/P34 SDA/P35 RSTn/PD5 PB4/DDC _SCL0 PB5/DDC_SDA0 PLL_VDD TCLK PLL_GND TOUTP/VSYNCI1 HSYNCI1 PA7*/PWM9* PA6*/PWM8* Figure 5.1-1 NT68665/NT68625 Pin Diagram 2006-02-09 10 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 5.2. Pin Assignment No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Pin RSTB MCU_VCC MCU_GND RX2+ RX2AVCC RX1+ RX1AGND RX0+ RX0AGND RXC+ RXCAVCC REXT Type I Power Power I I Power I I Power I I Power I I Power I 17 18 19 20 21 22 23 24 25 26 27 28 29 30 PVCC PGND BIN1+ BIN1SOGI1 GIN1+ GIN1RIN1+ RIN1ADC_VAA ADC_GNDA Power Power I I I I I I I Power Power Definition Active-Low Reset Input; with Schmitt Trigger Input Micro-controller +3.3V Power Supply Input Micro-controller Power Ground TMDS input channel 2+ (For NT68665 only) TMDS input channel 2- (For NT68665 only) TMDS Analog VCC must be set to 3.3V. TMDS input channel 1+ (For NT68665 only) TMDS input channel 1- (For NT68665 only) TMDS Analog GND. TMDS input channel 0+ (For NT68665 only) TMDS input channel 0- (For NT68665 only) TMDS Analog GND. TMDS input clock pair (For NT68665 only) TMDS input clock pair (For NT68665 only) TMDS Analog VCC must be set to 3.3V. External termination resistor. A 1% 390 Ω resistor must be connected from this pin to AVCC. TMDS PLL Analog VCC must be set to 3.3V. TMDS PLL Analog GND. B channel positive analog video input B channel negative analog video input VGA Port Sync On Green Input with Schmitt trigger G channel positive analog video input G channel negative analog video input R channel positive analog video input R channel negative analog video input ADC Analog power supply ADC Analog ground PC2 PD6 PB3 ADC3 INTE1 P31 TXD P30 RXD PB2 ADC2 INTE0 I/O I/O I/O I I I/O O I/O I I/O I I I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O Pin; Push-Pull Structure with Schmitt Trigger Input A/D Converter Input-3; Hi-Z input External Interrupt input 1; Schmitt Trigger Input GPIO Port-31 of Micro-Processor F8031 UART TX Data Output of Micro-Processor F8031 GPIO Port-30 of Micro-Processor F8031 UART RX Data Input of Micro-Processor F8031 I/O Pin; Push-Pull Structure with Schmitt Trigger Input A/D Converter Input-2; Hi-Z input External Interrupt input 0, Schmitt Trigger Input 31 32 33 2006-02-09 11 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 34 PB7* I/O DDC_SDA1* I/O PB6* I/O DDC_SCL1* I/O 41 PA3 PWM5 PA4* PWM6* PA5* PWM7* PA6* PWM8* PA7* PWM9* HSYNCI1 I/O O I/O O I/O O I/O O I/O O I 42 VSYNCI0/TOUTP O 43 44 45 PLL_ GND TCLK PLL_ VDD Power I Power 46 PB5* I/O DDC_SDA0*/ HDCP_SDA I/O PB4* I/O DDC_SCL0*/ HDCP_SCL I/O RSTn /PD5 I/O 49 SDA/P35 I/O 50 T1 SCL I O 51 52 P34 T0 IRQn CVDD I/O I O Power 35 36 37 38 39 40 47 48 2006-02-09 I/O Pin; Open-Drain with Schmitt Trigger Input 5V Open-Drain Serial Data I/O Pin for the DDC Port 1 and the slave/master I2C-Bus Port 1 5V I/O Pin; Open-Drain with Schmitt Trigger Input 5V Open-Drain Serial Clock I/O Pin for the DDC Port 1 and the slave/master I2C-Bus Port 1 I/O Pin; Schmitt Trigger Input PWM-Type D/A Converter; 3.3V Push-Pull Structure I/O Pin; Open-Drain Structure with Schmitt Trigger Input PWM-Type D/A Converter; 5V Open-Drain Structure I/O Pin; Open-Drain Structure with Schmitt Trigger Input PWM-Type D/A Converter; 5V Open-Drain Structure I/O Pin; Open-Drain Structure with Schmitt Trigger Input PWM-Type D/A Converter; 5V Open-Drain Structure I/O Pin; Open-Drain Structure with Schmitt Trigger Input PWM-Type D/A Converter; 5V Open-Drain Structure VGA Port Channel 1 Horizontal Sync Input with Schmitt trigger. (Schmitt triggered, 5V tolerant) VGA Port Channel 1 Vertical Sync Input with Schmitt trigger / Testing pin for ADC (Schmitt triggered, 5V tolerant) Core Logic Ground pin for PLL. Reference clock Input Core logic power supply (1.8V) pin for PLL. External capacitor (0.1uF) connected is recommended. 5V I/O Pin; Open-Drain with Schmitt Trigger Input 5V Open-Drain Serial Data I/O Pin for the DDC Port 0 and the slave/master I2C-Bus Port 0/ For DVI HDCP communication interface Serial Data In/Out (5V tolerant) 5V I/O Pin; Open-Drain with Schmitt Trigger Input 5V Open-Drain Serial Clock I/O Pin for the DDC Port 0 and the slave/master I2C-Bus Port 0/ For DVI HDCP communication interface Serial Clock (5V tolerant) System Reset; I/O Pin; Push-Pull Structure with Schmitt Trigger Input (5V tolerant) Host Interface Serial Data In/Out. Incorporate Schmitt trigger buffer & spike filter/ GPIO Port-35 of MicroProcessor F8031 (5V tolerant) Counter/Timer T1 Input of Micro-Processor F8031 Host Interface Serial Clock. Incorporate Schmitt trigger buffer & spike filter (5V tolerant) GPIO Port-34 of Micro-Processor F8031 Counter/Timer T0 Input of Micro-Processor F8031 Interrupt Request Core logic power supply (1.8V) pin. External capacitor (0.1uF) connected is recommended. 12 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 53 54 (0.1uF) connected is recommended. Display Digital Power Supply Port A Blue data RSDS differential data 1 (Positive)/ Video data input Port A Blue data RSDS differential data 1 (Negative)/ Video data input Port A Blue data RSDS differential data 2 (Positive) / Video data input Port A Blue data RSDS differential data 2 (Negative)/ Video data input Port A Blue data RSDS differential data 3 (Positive) / Video data input Port A Blue data RSDS differential data 3 (Negative)/ Video data input Port A Pixel clock RSDS differential positive/ Video data input Port A Pixel clock RSDS differential Negative /Video data input Port A Green data RSDS differential data 1 (Positive) /Video Port Clock Port A Green data RSDS differential data 1 (Negative) Digital Ground/ Core Logic Ground DVDD RSBA1P/ V0 RSBA1M/ V1 RSBA2P/ V2 RSBA2M/ V3 RSBA3P/ V4 RSBA3M/ V5 RSCLKAP/ V6 RSCLKAM/ V7 RSGA1P/ YUV_CLK RSGA1M DGND/CGND Power RSDSO 68 PA0 PWM2 PA2 PWM4 PA1 PWM3 RSGA2P/T7P 69 RSGA2M/T7M 70 RSGA3P/TCLK2P 71 RSGA3M/TCLK2M 72 RSRA1P/T6P/ RSBB0P RSRA1M/T6M/ RSBB0M RSRA2P/T5P/ RSGB0P RSRA2M/T5M/ RSGB0M RSRA3P/T4P/ RSRB0P RSRA3M/T4M/ RSRB0M DGND/CGND I/O I/O Pin; Schmitt Trigger Input O PWM-Type D/A Converter; 3.3V Push-Pull Structure I/O I/O Pin; Schmitt Trigger Input O PWM-Type D/A Converter; 3.3V Push-Pull Structure I/O I/O Pin; Schmitt Trigger Input O PWM-Type D/A Converter; 3.3V Push-Pull Structure RSDSO/ Port A Green data RSDS differential data 2 (Positive)/ LVDSO/ Positive LVDS differential data output of channel 7/ RSDSO/ Port A Green data RSDS differential data 2 (Negative)/ LVDSO/ Negative LVDS differential data output of channel 7 RSDSO/ Port A Green data RSDS differential data 3 (Positive)/ LVDSO/ Positive LVDS differential clock 2 output RSDSO/ Port A Green data RSDS differential data 3 (Negative)/ LVDSO/ Negative LVDS differential clock 2 output RSDSO/ Port A Red data RSDS differential data 1 (Positive)/ LVDSO/ Positive LVDS differential data output of channel 6 RSDSO/ Port A Red data RSDS differential data 1 (Negative)/ LVDSO/ Negative LVDS differential data output of channel 6 RSDSO/ Port A Red data RSDS differential data 2 (Positive)/ LVDSO/ Positive LVDS differential data output of channel 5 RSDSO/ Port A Red data RSDS differential data 2 (Negative)/ LVDSO/ Negative LVDS differential data output of channel 5 RSDSO/ Port A Red data RSDS differential data 3 (Positive)/ LVDSO/ Positive LVDS differential data output of channel 4 RSDSO/ Port A Red data RSDS differential data 3 (Negative)/ LVDSO/ Negative LVDS differential data output of channel 4 Power Digital Ground/ Core Logic Ground 55 56 57 58 59 60 61 62 63 64 65 66 67 73 74 75 76 77 78 2006-02-09 RSDSO RSDSO RSDSO RSDSO RSDSO RSDSO RSDSO RSDSO RSDSO Power 13 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 79 RSBB1P/T3P 80 RSBB1M/T3M 81 RSBB2P/TCLK1P 82 RSBB2M/TCLK1M 83 RSBB3P/T2P 84 RSBB3M/T2M 85 RSCLKBP/T1P 86 RSCLKBM/T1M 87 RSGB1P/T0P 88 RSGB1M/T0M 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 SP DVDD RSGB2P RSGB2M RSGB3P RSGB3M RSRB1P RSRB1M RSRB2P RSRB2M RSRB3P RSRB3M DGND/CGND PC6 PC7 PD0 PD1 PD2 PD3 PD4 NC GPO1 GPO2 GPO3 INT_VSO/GPO4 2006-02-09 RSDSO/ Port B Blue data RSDS differential data 1 (Positive)/ LVDSO/ Positive LVDS differential data output of channel 3 RSDSO/ Port B Blue data RSDS differential data 1 (Negative)/ LVDSO/ Negative LVDS differential data output of channel 3 RSDSO/ Port B Blue data RSDS differential data 2 (Positive)/ LVDSO/ Positive LVDS differential clock 1 output RSDSO/ Port B Blue data RSDS differential data 2 (Negative)/ LVDSO/ Negative LVDS differential clock 1 output RSDSO/ Port B Blue data RSDS differential data 3 (Positive)/ LVDSO/ Positive LVDS differential data output of channel 2 RSDSO/ Port B Blue data RSDS differential data 3 (Negative)/ LVDSO/ Negative LVDS differential data output of channel 2 RSDSO/ Port A Pixel clock RSDS differential positive/ LVDSO/ Positive LVDS differential data output of channel 1 RSDSO/ Port A Pixel clock RSDS differential Negative/ LVDSO/ Negative LVDS differential data output of channel 1 RSDSO/ Port B Green data RSDS differential data 1 (Positive)/ LVDSO/ Positive LVDS differential data output of channel 0/ Display Red data 2 output RSDSO/ Port B Green data RSDS differential data 1 (Negative)/ LVDSO/ Negative LVDS differential data output of channel 0 O Start pulse for panel source driver Power Display Digital Power Supply RSDSO Port B Green data RSDS differential data 2 (Positive RSDSO Port B Green data RSDS differential data 2 (Negative RSDSO Port B Green data RSDS differential data 3 (Positive RSDSO Port B Green data RSDS differential data 3 (Negative RSDSO Port B Red data RSDS differential data 1 (Positive) RSDSO Port B Red data RSDS differential data 1 (Negative RSDSO Port B Red data RSDS differential data 2 (Positive RSDSO Port B Red data RSDS differential data 2 (Negative RSDSO Port B Red data RSDS differential data 3 (Positive RSDSO Port B Red data RSDS differential data 3 (Negative Power Digital Ground/ Core Logic Ground I/O I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O MCU HSYNCI test pin TTL O General purpose output for panel driver TTL O General purpose output TTL O General purpose output O Internal Vertical Sync output, this signal is by-pass the Sync-processor/ General purpose output 14 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 114 INT_HSO/GPO5 O 115 CVDD Power 116 117 118 119 120 GPO6 PWMA/GPO7 PWMB/GPO8 NC O O O I/O PC0* I/O PC1* I/O 124 125 PC3 PWM0 PC4 PWM1 PC5 PB1/ADC1 I/O O I/O O I/O I/O 126 PB0/ADC0 I/O 127 128 OSCO OSCI O I 121 122 123 Internal Horizontal Sync output, this signal is by-pass the Sync-processor / General purpose output Core logic power supply (1.8V) pin. External capacitor (0.1uF) connected is recommended. General purpose output PWMA/ General purpose output PWMB/ General purpose output MCU VSYNCI test pin I/O Pin; 5V Open-Drain Structure with Schmitt Trigger Input I/O Pin; 5V Open-Drain Structure with Schmitt Trigger Input I/O Pin; Push-Pull Structure with Schmitt Trigger Input PWM-Type D/A Converter; Push-Pull Structure I/O Pin; Push-Pull Structure with Schmitt Trigger Input PWM-Type D/A Converter; Push-Pull Structure I/O Pin; Push-Pull Structure with Schmitt Trigger Input I/O Pin; Push-Pull Structure with Schmitt Trigger Input A/D Converter Input-1; Hi-Z input I/O Pin; Push-Pull Structure with Schmitt Trigger Input A/D Converter Input-0; Hi-Z input 12MHz External Crystal OSC Output 12MHz External Crystal OSC Input Table 5.2-1 Pin List 5.3. Pin Description System Interface Pin Type TCLK IRQn RSTn SDA SCL Pin No. I 44 O 51 I (5V 48 tolerant) I (5V 49 tolerant) I/O 48 (5V tolerant) Drive Definition Reference clock Input 4 mA Interrupt Request System Reset Graphic Analog Interface Pin Type Pin No. ADC_GNDA ADC_VAA BIN1+ BIN1SOGI1 GIN1+ 2006-02-09 Power Power I I I I 27 26 19 20 21 22 Host Interface Serial Data In/Out. Host Interface Serial Clock. Drive Definition B channel ADC analog ground B channel ADC analog power supply B channel positive analog video input B channel negative analog video input VGA Port 1 Sync On Green Input with Schmitt trigger G channel positive analog video input 15 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 GIN1RIN1+ RIN1HSYNCI1 I I I I (5V tolerant) I (5V tolerant) VSYNCI1 23 24 25 41 G channel negative analog video input R channel positive analog video input R channel negative analog video input VGA Port Horizontal Sync Input with Schmitt trigger 42 VGA Port Vertical Sync Input with Schmitt trigger Graphic TMDS Interface (For NT68665 only) Pin Type Pin No. Drive Definition RX2+ RX2RX1+ RX1RX0+ RX0RXC+ RXCREXT I I I I I I I I I 4 5 7 8 10 11 13 14 16 AVCC AGND PVCC PGND Power Power Power Power 6,15 9,12 17 18 TMDS input channel 2+ TMDS input channel 2TMDS input channel 1+ TMDS input channel 1TMDS input channel 0+ TMDS input channel 0TMDS input clock pair TMDS input clock pair External termination resistor. A 1% 470 ohm resistor must be connected from this pin to AVCC. TMDS Analog VCC must be set to 3.3V. TMDS Analog GND. TMDS PLL Analog VCC must be set to 3.3V. TMDS PLL Analog GND. LVDS Panel Interface Pin Name Pin Type Pin No. T0M T0P T1M T1P T2M T2P TCLK1M TCLK1P T3M T3P LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO 88 87 86 85 84 83 82 81 80 79 Pin Pin Function Count 1 Negative LVDS differential data output of channel 0 1 Positive LVDS differential data output of channel 0 1 Negative LVDS differential data output of channel 1 1 Positive LVDS differential data output of channel 1 1 Negative LVDS differential data output of channel 2 1 Positive LVDS differential data output of channel 2 1 Negative LVDS differential clock 1 output 1 Positive LVDS differential clock 1 output 1 Negative LVDS differential data output of channel 3 1 Positive LVDS differential data output of channel 3 T4M T4P T5M T5P T6M T6P TCLK2M TCLK2P T7M T7P LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO LVDSO 77 76 75 74 73 72 71 70 69 68 1 1 1 1 1 1 1 1 1 1 2006-02-09 Negative LVDS differential data output of channel 4 Positive LVDS differential data output of channel 4 Negative LVDS differential data output of channel 5 Positive LVDS differential data output of channel 5 Negative LVDS differential data output of channel 6 Positive LVDS differential data output of channel 6 Negative LVDS differential clock 2 output Positive LVDS differential clock 2 output Negative LVDS differential data output of channel 7 Positive LVDS differential data output of channel 7 16 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 GPO Interface Pin Type Pin No. GPO1~GPO3 GPO4/ VSO / INT_VSO O O 110,111,112 113 GPO5/ HSO/ INT_HSO O 114 GPO6 GPO7/PWMA GPO8/PWMB O O O 116 117 118 Video ITU-R BT656 Interface Pin Type Pin Drive Definition General-purpose output signal General-purpose output signal / Sync-processor Vertical Sync output / Internal Vertical Sync output, this signal is by-pass the Sync-processor General-purpose output signal / Sync-processor Horizontal Sync output / Internal Horizontal Sync output, this signal is by-pass the Sync-processor General-purpose output signal PWMA/General purpose input/output signal PWMB/General purpose input/output signal Drive Definition No. V0~V7 VCLK O O 54~61 62 Video Port Data[7:0] input Video Port Clock TCON PANEL I/F Pin Description – RSDS Mode Pin Name Pin Type Pin No. Pin Pin Function Count SP TTL O 89 1 Sstart pulse for panel source driver GPO[1:5] TTL O 110~114 1 General purpose output for panel driver GPO[6:8] TTL O 116~118 1 General purpose output for panel driver RSCLKAP RSCLKAM RSRA[1:3]± RSGA[1:3]± RSBA[1:3]± RSDSO RSDSO RSDSO RSDSO RSDSO 62 1 61 1 72~77 6 62,63,68~71 6 54~59 6 Port A Pixel clock RSDS differential positive Port A Pixel clock RSDS differential negative Port A Red data RSDS differential pair 1~3 Port A Green data RSDS differential pair 1~3 Port A Blue data RSDS differential pair 1~3 RSCLKBP RSCLKBM RSRB[1:3]± RSGB[1:3]± RSBB[1:3]± RSRB[0]± RSGB[0]± RSBB[0]± RSDSO RSDSO RSDSO RSDSO RSDSO RSDSO RSDSO RSDSO 85 1 86 1 79~84 6 87,88,91~94 6 95~100 6 76,77 2 74,75 2 72,73 2 Port B Pixel clock RSDS differential positive Port B Pixel clock RSDS differential negative Port B Red data RSDS differential pair 1~3 Port B Green data RSDS differential pair 1~3 Port B Blue data RSDS differential pair 1~3 Port B Red data RSDS differential pair 0 Port B Green data RSDS differential pair 0 Port B Blue data RSDS differential pair 0 Power Pin Pin Type CVDD Power 52, 115 CGND /DVDD Power 64,78,101 2006-02-09 Pin No. Drive Definition Core logic power supply (1.8V) pin. External capacitor (0.1uF) connected is recommended. Core Logic Ground /Display Digital Power Supply 17 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 PLL_VDD Power 45 PLL_GND AVCC AGND PVCC PGND ADC_VAA ADC_GNDA MCU_VCC MCU_GND Power Power Power Power Power Power Power Power Power 2006-02-09 43 6,15 9,12 17 18 26 27 2 3 Core logic power supply (1.8V) pin for PLL. External capacitor (0.1uF) connected is recommended. Core Logic Ground pin for PLL. TMDS Analog VCC must be set to 3.3V. TMDS Analog GND. TMDS PLL Analog VCC must be set to 3.3V. TMDS PLL Analog GND. ADC analog power supply ADC analog ground Micro-controller +3.3V Power Supply Input Micro-controller Power Ground 18 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6. Functional Description 6.1. Power Control NT68665/NT68625 supports the whole chip power down function. By setting the CHIP_PWDN bit to ‘1’, NT68665/NT68625 will go into power down state except the I2C logic and Sync-processor (include SOG Slicer, and TMDS Sync Detect) will keep alive. GI_SRC_SEL WARM_RST GI_TMDS PD VI_YUV PD DISP PD GI_ADC PD Scaling PD TC (optional) PD TMDS ADC ADPLL HPLL DPLL/SSC EN EN EN EN EN PU_TMDS PU_ADC PU_PLL PU_HPLL (hpll_en) PU_DDDS (dds_en) LVDS (optional) PD PU_LVDS Power Control Block Figure 6.1-1 Power Control Block 6.2. Analog to Digital Converter (ADC) NT68665/NT68625 provides a clock-recovery circuit and an analog-to-digital converter to effectively save the cost of needing external expensive ADC and PLL. The gain and offset circuit is used to adjust the gain (Contrast) of input video amplitude and shift the DC offset voltage (Brightness). The clock-recovery circuit consisting of a high-speed phase lock loop (PLL) is used to generate the clock to sample analog RGB data. This circuit is locked to the HSYNC of the incoming video signal. The analog-to-digital converter (ADC) transfers the input analog RGB video to digital output data with each color 8-bit resolution. Gain and Offset Control RIN/GIN/BIN are high-impedance input pins that accept the RED, GREEN, and BLUE channel graphics signals. They accommodate input signals ranging from 0.55V to 0.9V full scale. Signals should be AC-couple to these pins. Due to AC coupling, clamping pulse is needed to define the time during which the input signal is clamped to ground, establishing a black reference. Typically the clamping pulse is defined during the back porch period of the graphics signal. NT68665/NT68625 generates the clamping pulse internally 2006-02-09 19 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 and the position and duration are programmable. The simpler clamp-timing generator clamping pulsestarting position and pulse width is defined in 0x021[7:0] and 0x022[7:0]. NT68665/NT68625 has three independent variable gain amplifiers for each channel with input signal range from 0.55V to 0.9V（p-p）, the full-scale range is set in three 9-bit registers. NT68665/NT68625’s offset control shifts the entire input range, resulting in a change in image brightness. The three independent variable 8-bit registers provide independent settings for each channel. Clamp Pulse generator This block circuit called Clamp pulse generator generates clamp pulse to ADC. There are two input trigger sources of the clamp generator, one is signal Hin from separator and another is Row Hs from the HSYNCI0 / HSYNCI1. The polarity and the trigger edge of the clamp can be selected by using bit CLMP_POL and bit CLMP_EDG respectively. The trigger delay of the clamp is waiting CLMP_BEG [5:0] x REFCLK time. The pulse width of the clamp output may be selected by CLMP_WID [5:0]. Clamp Pulse Timing HSY NCI / H IN Positive Polarity HSY NCI / H IN Negative Polarity Leading Edge Trailing Edge clamp CLMP_EDG =1 CLMP_PO L=1 clamp CLMP_EDG =0 CLMP_PO L=1 t PW _CLM P tD_CLM P clamp CLMP_EDG =1 CLMP_PO L=0 clamp CLMP_EDG =0 CLMP_PO L=0 Clamp Pulse T iming Figure 6.2-1 Clamp Pulse Timing COAST This function is used to cause the pixel clock generator to stop synchronizing with Hsync and continues producing a clock at its current frequency and phase. This is useful when processing composite sync that fails to produce horizontal sync pulses when in the vertical interval. 6.3. DVI Receiver The DVI receiver uses Panel Link Digital technology to support input ranging from VGA to UXGA (25165 MHz), which is ideal for desktop and specialty applications. 2006-02-09 20 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.4. Graphic Port Capture Interface The function of Graphic Port Capture Interface is to provide two interfaces between NT68665/NT68625 and external input devices. It can process non-interlaced and interlaced RGB graphic input, and DVI input. User should select the video input source from Graphic Port (VGA or DVI) and the polarity of external control signal, and then program the H/V captures size registers to indicate the display area. 6.5. Video Port Capture Interface The function of Video Port Capture Interface is to provide Digital YUV interface between NT68665/NT68625 and video decoder. It can process non-interlaced and interlaced digital YUV video ITU BT656 input. It includes color space conversion for YUV to RGB color space conversion. 6.6. Auto Tune The Auto Tune function consists of Auto Gain, Auto Position, and Auto Phase. With such auto adjustment support it is possible to measure the correct phase, frequency, gain, and offset of ADC. The horizontal and vertical back porches of input image and the horizontal and vertical active regions can also be measured. Figure 6.6-1 DISP_AUTO = 0 CAP_HS CAP_HW CAP_VH CAP_VS Figure 6.6-2 DISP_AUTO 2006-02-09 21 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Auto Gain Gain value is the Minimum or Maximum pixel value within the specified input image region for each RGB channel. This function is useful for measuring the noise margin of input video or for auto-contrast calibrating by adjusting ADC’ s offset and gain. Programming Steps: Reference application notice Auto Position NT68665/NT68625 provides Horizontal/Vertical back porch and active region information. Users can use these values to set input capture registers to aid in centering the screen automatically, and adjust the ADCPLL’s divider value to figure out the correct input pixel frequency. Programming Steps: Reference application notice Auto Clock Programming Steps: Reference application notice Auto Phase Programming Steps: Reference application notice 2006-02-09 22 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.7. Video Processor Video processor consists of Interpolation Control, RGB Gain Control, RGB Offset Control, Hue and Saturation Control, Dithering Control, Gamma Correction Control and sRGB Support. NT68665/NT68625’s enhanced interpolation method makes the zoomed display image look more smooth and comfortable. User can adjust the RGB Gain (Contrast) and RGB Offset (Brightness) by the registers in the ADCPLL block, or registers in the Video processor block. But for YUV video input, it is suitable to adjust Contrast and Brightness at here. In addition, it supports all YUV color controls including brightness, contrast, hue and saturation. Dithering function can provide 16.7 million colors space for 6-bit/color panel. It is recommended to open the dithering function while a 6-bit panel is used. 68665 provide independently horizontal and vertical zoom scaler with adjustable zoom factor from 1/4x to 4x. Each of the zoom scaler uses variable sharpness filter to provide high quality scaling of real-time video and still graphic images. Interpolation 1. Flexible Sharpness Filter 68665 include flexible sharpness filter for horizontal and vertical sharpness adjusting. Users can use them by register programming. 2. Vertical Spatial Interpolation When interlaced video or images are applied, the 68665 vertical scaling engines will de-interlace the input fields spatially and reposition them to align the display’s line map. 3. Advanced Filter With the aid of two selectable advanced filters when zooming up horizontally, 68665 provides the most undistorted image from the original one. sRGB Support sRGB is a standard for color exchange proposed by Microsoft and HP. The sRGB controls can be used to make LCD monitors sRGB compliant. R' G' B' sRGB sRGB sRGB A0 A1 A2 C 0 R sRGB Offset R B1 C1 G sRGB Offset G -----------------------------------[1] B 2 C 2 B sRGB Offset B B0 Gamma Correction Provides 10-bit gamma correction function Hardware piecewise simulation method F/W needs to define total 256 end-point value in advance 2006-02-09 23 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1024 768 Gamma = 1.0 Gamma = 2.2 Gamma = 1/2.2 512 256 0 6 25 0 24 4 22 8 20 2 19 6 17 0 16 4 14 8 12 2 11 96 80 64 48 32 0 16 Figure 6.7-1 Gamma Correction Curve Index Address 0 1 2 …. Gamma Table LSB0 (2 bits)+MSB0 (8 bits) LSB1+MSB1 LSB2+MSB2 …. 254 255 2006-02-09 Value LSB254+MSB254 LSB255+MSB255 24 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.8. Sync Processor The NT68665/NT68625 has a Sync Processor block providing the capability of measuring the horizontal and vertical timing parameters of the input video source. This information may be used to determine the video format and to detect a change in the input timing. It is also capable of detecting the field type of interlaced formats. Hsync /Vsync Frequency and Polarity Detection GI_HCNT, the 13 bits Hsync period counter counts the time of 32xHSYNC period, then loads the result into the GI_HCNT latch. The output value will be [((REFCLK / 4 x 32)/HFreq)], updated once per VSYNC/CVSYNC period when VSYNC/CVSYNC is present or continuously updated when VSYNC/CVSYNC is non-present. GI_VCNT, the 13 bits Vsync period counter counts the time between two VSYNC pulses, then loads the result into the GI_VCNT latch. The output value will be [(REFCLK/(256 x Vfreq))], updated every VSYNC/CVSYNC period. An extra overflow bit indicates the condition of H/V counter overflow. The polarity functions detect the input HSYNC/VSYNC high and low pulse duty cycle. If the high pulse duration is longer than that of the low pulse, the negative polarity is asserted; otherwise, positive polarity is asserted. The INT_HPOL interrupt is set when the GI_HPOL value changes. The INT_VPOL interrupt is set when the GI_VPOL value changes. H/V Present Check The Hsync present function checks the input HSYNCI pulse, GI_HPRE flag is set when HSYNCI is over HSYNC Present High Counter Threshold (HPRE_THR_HI) or cleared when HSYNC is under HSYNC Present Low Counter Threshold (HPRE_THR_LO). The Vsync present function checks the input VSYNCI pulse, the GI_VPRE flag is set when VSYNCI is over VSYNC Present High Counter Threshold (VPRE_THR_HI) or cleared when VSYNC is under VSYNC Present Low Counter Threshold (VPRE_THR_LO). The INT_HPRE interrupt is set when the GI_HPRE value changes. The INT_VPRE interrupt is set when the GI_VPRE /GI_CSPRE value change. Timing Change Detection The INT_VFREQ/INT_HFREQ interrupt is set when GI_VCNT / GI_HCNT value changes or overflows. 2006-02-09 25 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Extract Vsync from Composite/SOG Signal Vsync Hsync ORed XORed Single Serrated Double Serrated + Equal. Pre-Equal. Pulses Serration Pulses Post-Equal. Pulses Vertical Blanking Interval Extracted VSO textract(VSO) = fixed Internal Coast twiden(VSO) PRE_COAST = 3 POS_COAST = 3 tPW(insert) Extracted HSO from SOGI / HSYNCI Inserted Pulses Internal Coast tPW(insert) Extracted HSO from SOG / HSYNCI Inserted Pulses H/V Sync Timing Figure 6.8-1 H/V Timing Internal Odd/Even Field Detection Included in the sync detector is circuitry to determine which field is currently being input for interlaced input. To determine the field based on position of VSYNC relative to HSYNC, the GI_FLD_WINBEG (3:0) and GI_FLD_WINEND (3:0) registers are used for Graphic Port and the VI_FLD_WINBEG (3:0) and VI_FLD_WINEND (3:0) registers are used for Video Port. The NT68665/NT68625 divides each horizontal line into 16 equal intervals. The FLD_WINBEG bits are used to specify at which 1/16th of a line to start looking for the leading edge of VSYNC. The FLD_WINEND bits are used to specify at which 1/16th of a line to stop looking. If the leading edge of VSYNC occurs between during or after the 1/16th line specified by FLD_WINBEG, but no later than the 1/16th line specified by FLD_WINEND, the current field is marked as odd. Otherwise, a leading edge transition outside these boundaries will cause the current field to be marked even. 2006-02-09 26 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 FLD_WINEND FLD_WINBEG HSYNC VSYNC iFIELD EVEN ODD FLD_WINBEG FLD_WINEND HSYNC VSYNC iFIELD ODD EVEN Interlaced Field Detection Window Figure 6.8-2 Interlaced Field Detection Window Free Run Timing Generator This Block can generate various free-running outputs to satisfy various application requirements. The pulse width of the HFREE output is fixed 15 x REFCLK and the VFREE is 3 HFREEs. User can properly set the content of HSO Free Run divider, HFREE_DIV, to get the need frequency of the HSO, and set the content VSO Free Run divider, VFREE_DIV, to get the frequency of the VSO. Details refer to the descriptions of the free-run registers HFREE_DIV and VFREE_DIV. Refer to the descriptions of the register for details to get user’s need frequencies. Users can disable H/V free run output by clearing GI_HRUN_EN /GI_VRUN_EN. Sync On Green Slicer This function is provided to assist with processing signals with embedded sync, typically on the GIN channel. The circuit sliced the signals that with embedded sync, and apply to Sync Separator for extracting Hsync and Vsync. 2006-02-09 27 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.9. OSD Function NT68665/NT68625 supports internal OSD with following features: Programmable Multi-color RAM font OSD Totally 184 programmable 1 bits/pixel RAM Fonts, 64 programmable 2 bits/pixel RAM Fonts, and 8 programmable 4 bits/pixel RAM Fonts Character attributes for 1, 2, 4 bits/pixel Optional 10x18, 12x18 Font Matrix Selection Internal SRAM allows up to 2048 characters Fully Programmable Character Array of 32 Rows by 64 Columns 256 palette up to 64K resolution for each R/G/B colors Up to 256-Color Selection from a 64K color palette with Color Intensity Attribute on Each Character True 256-Color Selection from a 64K color palette for Windows Shadowing on Windows with Programmable Shadow Width/Height/Color Row To Row and Column To Column Spacing Control to Avoid Expansion Distortion Four Programmable Windows with Overlapping Capability Programmable Bordering or Shadowing for each character by each row Programmable blinking effects for each character Background Translucent, transparent, and opaque effects Programmable Vertical and Horizontal Positioning for Display Each OSD row can be independently zoomed up to 4 times for horizontal and vertical axis Top-bottom flip, left-right mirror and 90 degree / 270 degree rotated Maximum Pixel CLK of UXGA resolution Fade In / Fade Out effect OSD Font’s Attribute and Code Format, Palette Format Definition: OSD Palette Format 4:0 15:11 10:5 R G B OSD Code Format 7:0 Font Index OSD Attribute Format 15:8 7:4 3:2 PA_Index [7:0] BG_Index [3:0] CA_Bit 1 Mix 0 Blink Figure 6.9-1 Blink : 0 - No blinking 1 - Blinking (All color is blinking except background color) Mix : 0 - Normal 1 - Translucent ((1- TP_LEVEL) Display + (TP_LEVEL) OSD_BG) CA_Bit [1:0] : Character attribute bits/pixel number 00: one bit/pixel color Font (0-255 font index) 01: one bit/pixel color Font (256-511 font index) 10: two-bits/pixel color Font 11: four bits/pixel color Font PA_Index [7:0] / BG_Index [3:0]: Attribute color palette index 2006-02-09 28 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Case A: Pixel is outside an active window One Bit per pixel. Foreground ‘1’ Pixel [7:0] <= PA_Index [7:0] + 1 Background ‘0’ Pixel [7:0] <= 0x00 + BG_Index [3:0] (See below Note) Two Bit per pixel. Foreground ‘11’ Pixel [7:0] <= Foreground ‘10’ Pixel [7:0] <= Foreground ‘01’ Pixel [7:0] <= Background ‘00’ Pixel [7:0] <= PA_Index [7:0] + ‘11’ PA_Index [7:0] + ‘10’ PA_Index [7:0] + ‘01’ 0x00 + BG_Index [3:0] (See below Note) Four Bit per pixel. Foreground ‘1111’ Pixel [7:0] <= Foreground ‘1110’ Pixel [7:0] <= Foreground ‘1101’ Pixel [7:0] <= Foreground ‘1100’ Pixel [7:0] <= Foreground ‘1011’ Pixel [7:0] <= Foreground ‘1010’ Pixel [7:0] <= Foreground ‘1001’ Pixel [7:0] <= Foreground ‘1000’ Pixel [7:0] <= Foreground ‘0111’ Pixel [7:0] <= Foreground ‘0110’ Pixel [7:0] <= Foreground ‘0101’ Pixel [7:0] <= Foreground ‘0100’ Pixel [7:0] <= Foreground ‘0011’ Pixel [7:0] <= Foreground ‘0010’ Pixel [7:0] <= Foreground ‘0001’ Pixel [7:0] <= Background ‘0000’ Pixel [7:0] <= PA_Index [7:0] + ‘1111’ PA_Index [7:0] + ‘1110’ PA_Index [7:0] + ‘1101’ PA_Index [7:0] + ‘1100’ PA_Index [7:0] + ‘1011’ PA_Index [7:0] + ‘1010’ PA_Index [7:0] + ‘1001’ PA_Index [7:0] + ‘1000’ PA_Index [7:0] + ‘0111’ PA_Index [7:0] + ‘0110’ PA_Index [7:0] + ‘0101’ PA_Index [7:0] + ‘0100’ PA_Index [7:0] + ‘0011’ PA_Index [7:0] + ‘0010’ PA_Index [7:0] + ‘0001’ 0x00 + BG_Index [3:0] (See below Note) Note: If BG_Index [3:0] = ”0000”, indicates that this background color is transparent If BG_Index [3:0] = “0001”, Background ‘0000’ Pixel [7:0] <= PA_Index [7:0] Case B: Pixel is inside an active window One Bit per pixel. Foreground ‘1’ Pixel [7:0] <= PA_Index [7:0] + ‘1’ Background ‘0’ Pixel [7:0] <= WINx_ATTR [7:0] Two Bit per pixel. Foreground ‘11’ Pixel [7:0] <= Foreground ‘10’ Pixel [7:0] <= Foreground ‘01’ Pixel [7:0] <= Background ‘00’ Pixel [7:0] <= PA_Index [7:0] + ‘11’ PA_Index [7:0] + ‘10’ PA_Index [7:0] + ‘01’ WINx_ATTR [7:0] Four Bit per pixel. Foreground ‘1111’ Pixel [7:0] <= PA_Index [7:0] + ‘1111’ Foreground ‘1110’ Pixel [7:0] <= PA_Index [7:0] + ‘1110’ 2006-02-09 29 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Foreground ‘1101’ Pixel [7:0] <= Foreground ‘1100’ Pixel [7:0] <= Foreground ‘1011’ Pixel [7:0] <= Foreground ‘1010’ Pixel [7:0] <= Foreground ‘1001’ Pixel [7:0] <= Foreground ‘1000’ Pixel [7:0] <= Foreground ‘0111’ Pixel [7:0] <= Foreground ‘0110’ Pixel [7:0] <= Foreground ‘0101’ Pixel [7:0] <= Foreground ‘0100’ Pixel [7:0] <= Foreground ‘0011’ Pixel [7:0] <= Foreground ‘0010’ Pixel [7:0] <= Foreground ‘0001’ Pixel [7:0] <= Background ‘0000’ Pixel [7:0] <= 2006-02-09 PA_Index [7:0] + ‘1101’ PA_Index [7:0] + ‘1100’ PA_Index [7:0] + ‘1011’ PA_Index [7:0] + ‘1010’ PA_Index [7:0] + ‘1001’ PA_Index [7:0] + ‘1000’ PA_Index [7:0] + ‘0111’ PA_Index [7:0] + ‘0110’ PA_Index [7:0] + ‘0101’ PA_Index [7:0] + ‘0100’ PA_Index [7:0] + ‘0011’ PA_Index [7:0] + ‘0010’ PA_Index [7:0] + ‘0001’ WINx_ATTR [7:0] 30 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Palette Address and map P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 P29 P30 P31 P253 P254 P255 Figure 6.9-2 Palette Palette N Palette Address Bits [15:11] Bits [10:5] Bits [4:0] Palette 0 0 (0x00H) R0 [4:0] G0 [5:0] B0 [4:0] Palette 1 1 (0x01H) R1 [4:0] G1 [5:0] B1 [4:0] Palette 2 2 (0x02H) R2 [4:0] G2 [5:0] B2 [4:0] … … Palette 15 15 (0x0FH) R15 [4:0] G15 [5:0] B15 [4:0] Palette 16 16 (0x04H) R16 [4:0] G16 [5:0] B16 [4:0] Palette 17 17 (0x05H) R17 [4:0] G17 [5:0] B17 [4:0] … … Palette 254 254 (0xFEH) R254 [4:0] G254 [5:0] B254 [4:0] Palette 255 255 (0xFFH) R255 [4:0] G255 [5:0] B255 [4:0] Figure 6.9-3 Palette address and map 2006-02-09 31 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 OSD Character Map Address Character Attribute character upper- OSD_HW OSD_VH Address Character Attribute character upper- Figure 6.9-4 OSD Character Map OSD Font Definitions One Bit per pixel One bit per pixel font definitions are arranged in Color Character Font SRAM Memory on a 12-bit by 18-address grid. The One bit per pixel OSD programmable font start address is specified in Register 0x089 ~ 0x088. Odd font definitions are stored in SRAM bits [11:0], and even font definitions are stored in SRAM bits [23:12]. FONT_X = 12 pixels FONT_Y = 18 lines 1 0 Font BitMask 000000000000 000000000000 000000000000 000011111000 000111111100 001100001100 001100001100 000000011000 000000110000 000001100000 000011000000 000110000000 001100000000 001111111100 001111111100 000000000000 000000000000 000000000000 Figure 6.9-5 One Bit Per Pixel Font 2006-02-09 32 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Two Bit per pixel Two bits per pixel font definitions are arranged in Color Character Font SRAM Memory on a 24-bit by 18 addresses. The two bit per pixel OSD programmable font start address is specified in Register 0x08B ~ 0x08A. Font definitions are stored in SRAM bits [23:0]. FONT_X = 12 pixels Font Bit Mask 000000000000000000000000 000000000000000000000000 000000000010101010000000 000000000101010101100000 000000010101010101011000 000001010000000001011000 000001010000000001011000 000000000000000101100000 000000000000010110000000 000000000001011000000000 000000000101100000000000 000000010110000000000000 000001011010101010101000 000001010101010101011000 000001010101010101011000 0000000000000000000 111111111111111111111111 000000000000000000000000 FONT_Y = 18 lines 01 00 10 11 Figure 6.9-6 Two Bit Per Pixel Font Four Bit per pixel Four bits per pixel font definitions are arranged in Color Character Font SRAM Memory on a 24-bit by 36 addresses. The four bit per pixel OSD programmable font start address is specified in Register 0x08D ~ 0x08C. Each pixel row of a font contains up 12 pixels, with the font row broken up across two consecutive Color Character Font SRAM Memory addresses. FONT_X = 12 pixels Font BitMask 0123456789ab cdef99999999 000001111000 0000eeeee100 000eeeeeee10 00ee0000ee10 00ee0000ee10 0000000ee100 000000ee1000 00000ee10000 0000ee100000 000ee1000000 00ee11111110 00eeeeeeee10 00eeeeeeeee10 000000000000 555555555555 000000000000 FONT_Y = 18 lines 0 1 2 3 4 5 6 7 8 9 a b c d e f Figure 6.9-7 Four Bit Per Pixel Font 2006-02-09 33 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 OSD Color Character Font SRAM Memory Arrangement Map: A single ported SRAM (4096-words × 24-bits) is used for storing character attribute, code index, and programmable fonts. The following example illustrates the contents of SRAM memory for a sample OSD. The OSD is three rows by four columns. Note: That the OSD Frame SRAM and Font SRAM share the same on Color Character Font SRAM Memory. Thus, the size of the memory map can be traded off against the number of different memory definitions. In particular, the size of the OSD frame and the number of font data must fit in the Color Character Font SRAM Memory. That is, the following inequality must be satisfied. (OSD_HW+1)×(OSD_VH+1) + 18×CEILING (Number of 1-bit per pixel fonts / 9) × 9 + 2×18×CEILING (Number of 2-bit pixel fonts / 9) × 9 + 4×18×CEILING (Number of 4-bit pixel fonts / 9) × 9 <= 4096 The programmable font start address setting: OSD One Bit Font Address (FONT1B_ADDR) = (OSD_HW+1)×(OSD_VH+1) OSD Two Bits Font Address (FONT2B_ADDR) = OSD One Bit Font Address (FONT1B_ADDR) + (Number of 1-bit per pixel fonts) ×(12×18/24) OSD Four Bits Font Address (FONT4B_ADDR) = OSD Two Bit Font Address (FONT2B_ADDR) + (Number of 2-bit per pixel fonts) ×(2×12×18/24) Note: The following inequality must be satisfied MOD (Number of 1-bit pixel fonts / 9) = 0 MOD (Number of 2-bit pixel fonts / 9) = 0 MOD (Number of 4-bit pixel fonts / 9) = 0 2006-02-09 34 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 OSD Frame Definition: Frame Origin Point ( 0, 0 ) OSD_HS OSD_HW OSD_VH d OSD_VS ACTIVE DISPLAY SCREEN NOV ATEK OSD FONT_Y FONT_X OSD Window 1-4 ( WIN_HS, WIN_VS ) ( WIN_HE, WIN_VE ) Figure 6.9-8 OSD Active Frame And Windows OSD_HS : OSD Frame Horizontal Start (0 - 2047 pixels) OSD_HW : OSD Frame Horizontal Width (1 - 64 chars) OSD_VS : OSD Frame Vertical Start (0 - 2047 pixels) OSD_VH : OSD Frame Vertical Height (1 - 32 chars) WIN_HS : OSD Window Horizontal Start (1 - 64 chars) WIN_HE : OSD Window Horizontal End (1 - 64 chars) WIN_VS : OSD Window Vertical Start (1 - 32 chars) WIN_VE : OSD Window Vertical End (1 - 32 chars) FONT_X : Font X size (12/10 pixels) FONT_Y : Font Y size (16/18 lines) 2006-02-09 35 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.10. DPLL Clock Control NT68665/NT68625 Display PLL (Bandwidth 165MHz) for display timing generator. Formula: Fout = (Reference-Freq × DDDS_RATIO [21:0] / DPLL_FREQ_DIV) / 217 Fref = 12.000 MHz Note: The value (Reference-Freq × DDDS_RATIO [21:0] / 217) must be large to 100 MHz 2006-02-09 36 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.11. DISPLAY INTERFACE NT68665/NT68625 display interface supports single (24-bit) or dual (48-bit) pixel out format, and supports the 6-bit/color or 8-bit/color LCD panel. Built in internal PLL locking to the reference clock generates all of the display timing to various LCD panels. NT68665/NT68625 also provides the programmable display driving capacity to reduce EMI influence as well as programmable clock delay to compensate clock skew. DH_TOTAL DH_ACT_BEG DH_HS_WID DH_ACT_WID DV_BG_BEG Active Window DV_TOTAL DV_ACT_BEG Display Background Window DV_ACT_LEN DV_BG_BEG DV_BG_LEN DV_VS_WID DH_BG_WID DE Display Timing Control Figure 6.11-1 Display Timing Control 6.11.1. Scaler Display Data DISP_CLK DISP_DE BA, GA, RA[0:7] Data 0 Data 1 Data 2 Data 3 Data 4 BB, GB, RB[0:7] Figure 6.11-2 Single Pixel Width Display Data 2006-02-09 37 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 DISP_CLK DISP_DE BA, GA, RA[0:7] Data 0 Data 2 Data 4 Data 6 Data 8 BB, GB, RB[0:7] Data 1 Data 3 Data 5 Data 7 Data 9 Figure 6.11-3 Double Pixel Width Display Data 6.11.2. Single/Dual pixel LVDS Transmitter The NT68665/NT68625 transmitter is de-signed to support single or dual pixel data transmission between Scaler and Flat Panel Display up to SXGA resolutions. For dual pixel mode, the transmitter converts 24 bits (single Pixel 24-bit color) of CMOS data into 4 LVDS (Low Voltage Differential Signaling) data streams. For single pixel mode, the transmitter converts 48 bits (Dual Pixel 24-bit color) of CMOS data into 8 LVDS (Low Voltage Differential Signaling) data streams Control signals (VSYNC, HSYNC, DE and two user-defined signals) are sent during blanking intervals at a maximum single pixel rate of 85MHz. The LVDS transmitter can support the following: 1. Single or double pixel mode 2. 24/48-bit panel mapping to the LVDS channels 3. 18/36-bit panel mapping to the LVDS channels 4. Programmable even/odd LVDS swapping 5. Programmable channel swapping (the clocks are fixed) 6. Support up to UXGA 60Hz output Supported LVDS 18-bit Panel Data Mappings Channel 0 R2, R3, R4, R5, R6, R7, G2 Channel 1 G3, G4, G5, G6, G7, B2, B3 Channel 2 B4, B5, B6, B7, HS, VS, DE Channel 3 Disabled for this mode Panel Data Mappings Channel 0 / Channel 4 Channel 1 / Channel 5 Channel 2 / Channel 6 Channel 3 / Channel 7 LVDS channel 0 (T0) LVDS channel 1 (T1) LVDS channel 2 (T2) LVDS channel 3 (T3) 2006-02-09 Dual Pixel mode (When DP_BIT_SHF = 0) R0, R1, R2, R3, R4, R5, G0 G1, G2, G3, G4, G5, B0, B1 B2, B3, B4, B5, HS, VS, DE R6, R7, G6, G7, B6, B7, RSVD LVDS output D7 D6 D4 D3 Data order GA0 RA5 RA4 RA3 LVDS output D18 D15 D14 D13 Data order BA1 BA0 GA5 GA4 LVDS output D26 D25 D24 D22 Data order DE VS HS BA5 LVDS output D23 D17 D16 D11 38 D2 RA2 D12 GA3 D21 BA4 D10 D1 RA1 D9 GA2 D20 BA3 D5 D0 RA0 D8 GA1 D19 BA2 D27 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 LVDS channel 4 (T4) LVDS channel 5 (T5) LVDS channel 6 (T6) LVDS channel 7 (T7) Channel 0 / Channel 4 Channel 1 / Channel 5 Channel 2 / Channel 6 Channel 3 / Channel 7 LVDS channel 0 (T0) LVDS channel 1 (T1) LVDS channel 2 (T2) LVDS channel 3 (T3) LVDS channel 4 (T4) LVDS channel 5 (T5) LVDS channel 6 (T6) LVDS channel 7 (T7) 2006-02-09 Data order LVDS output Data order LVDS output Data order LVDS output Data order LVDS output Data order RSVD D7 GB0 D18 BB1 D26 DE D23 NA GA7 D3 RB3 D13 GB4 D22 BB5 D11 GB7 GA6 D2 RB2 D12 GB3 D21 BB4 D10 GB6 RA7 D1 RB1 D9 GB2 D20 BB3 D5 RB7 RA6 D0 RB0 D8 GB1 D19 BB2 D27 RB6 Dual Pixel mode (When DP_BIT_SHF = 1) R2, R3, R4, R5, R6, R7, G2 G3, G4, G5, G6, G7, B2, B3 B4, B5, B6, B7, HS, VS, DE R0, R1, G0, G1, B0, B1, RSVD LVDS output D7 D6 D4 D3 Data order GA2 RA7 RA6 RA5 LVDS output D18 D15 D14 D13 Data order BA3 BA2 GA7 GA6 LVDS output D26 D25 D24 D22 Data order DE VS HS BA7 LVDS output D23 D17 D16 D11 Data order RSVD BA1 BA0 GA1 LVDS output D7 D6 D4 D3 Data order GB2 RB7 RB6 RB5 LVDS output D18 D15 D14 D13 Data order BB3 BB2 GB7 GB6 LVDS output D26 D25 D24 D22 Data order DE NA NA BB7 LVDS output D23 D17 D16 D11 Data order NA BB1 BB0 GB1 D2 RA4 D12 GA5 D21 BA6 D10 GA0 D2 RB4 D12 GB5 D21 BB6 D10 GB0 D1 RA3 D9 GA4 D20 BA5 D5 RA1 D1 RB3 D9 GB4 D20 BB5 D5 RB1 D0 RA2 D8 GA3 D19 BA4 D27 RA0 D0 RB2 D8 GB3 D19 BB4 D27 RB0 39 BA7 D6 RB5 D15 BB0 D25 NA D17 BB7 BA6 D4 RB4 D14 GB5 D24 NA D16 BB6 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.12. Timing Controller control Features RSDS (Reduced Swing Differential Signaling) Source Driver bus for low power and reduced EMI Provide RSDS source driver pixel rate at maximum 135Mb/s Provide 4 RSDS data pair to support 6 -bit RGB data bus 12 General Purpose Output allows to suit different production environments Provide single pixel (18-bit) or dual pixel (36-bit) RSDS output Support data swap to fit any panel data alignment for PCB layout Provide bypass timing controller function to output scaler data directly Block Diagram Driver Control I/F TC Single Pixel TTL Output VGA Input LCD Controller Timing Controller RSDS Tranmitter TC Single/Dual pixel RSDS Output Figure 6.12-1 Timing Control Block Diagram RSDS Display Data 1. RSDS output : 2006-02-09 40 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 RSCLKP RSCLKN RSR[0]P/N R[0] R[1] RSR[1]P/N R[2] R[3] RSR[2]P/N R[4] R[5] RSR[3]P/N R[6] R[7] RSG[0]P/N G[0] G[1] RSG[1]P/N G[2] G[3] RSG[2]P/N G[4] G[5] RSG[3]P/N G[6] G[7] RSB[0]P/N B[0] B[1] RSB[1]P/N B[2] B[3] RSB[2]P/N B[4] B[5] RSB[3]P/N B[6] B[7] RED GREEN BLUE Figure 6.12-2 RSDS Color Bit, Mapping (OCTR_3[7] = “1”) 2006-02-09 41 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 RSDS Single Port Timing: RSCLKA RSRA, RSGA, RSGA 1 2 3 4 SPA_OFFSET = 2 SPA Figure 6.12-3 RSDS Single Port RSDS Dual Port Timing: Line Buffer Size = n RSCLKA, RSCLKB RSRA, RSGA, RSGA 1 2 n RSRB, RSGB, RSGB n+1 n+2 m SPA_OFFSET, SPB_OFFSET = 2 0<n<1024, m = H total pixels SPA, SPB Line Buffer Size = 1: RSCLKA, RSCLKB RSRA, RSGA, RSGA 1 3 m RSRB, RSGB, RSGB 2 4 m+1 SPA_OFFSET, SPB_OFFSET = 2 m + 1 = H total pixels SPA, SPB Figure 6.12-4 RSDS Dual Port 2006-02-09 42 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Line Buffer Size = n CLKA, CLKB BA, GA, RA[0:7] Data 1 Data 2 Data 3 Data 4 BB, GB, RB[0:7] Data n+1 Data n+2 Data n+3 Data n+4 SPA_OFFSET=1 SPA, SPB Figure 6.12-5 Dual Port Output, Clock Single pixel Line Buffer Size = n CLKA, CLKB BA, GA, RA[0:7] Data 1 Data n+1 Data 3 Data n+3 BB, GB, RB[0:7] Data 2 Data n+2 Data 4 Data n+4 SPA_OFFSET=1 SPA, SPB Figure 6.12-6 Dual Port Output, Clock Dual pixel 2006-02-09 43 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 GPO Control Generation Internal Line Count Vertical Start = SET RESET Internal Line Count Vertical End = 00 Internal Pixel Count Horizontal Start = 01 GPO*[n] 10 SET 11 D RESET Internal Pixel Count Horizontal End QZ = P3 - x8H D7-6 GPO_H_DUR Q GPO*[n] GPO[n-1] 00 A A*B 01 B A+B 10 GPO[n] 11 0 D QZ 1 VSYNC P3 - x9H D1-0 GPO_COMB Q Figure 6.12-7 GPO Control Block Diagram 2006-02-09 44 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 GPO Count Setting : Non-Early Mode SPA, SPB RA, GA, BA PIX 1 PIX 3 PIX 5 PIX 7 PIX 9 PIX 11 RB, GB, BB PIX 2 PIX 4 PIX 6 PIX 8 PIX 10 PIX 12 1 3 5 7 9 11 12 Internal Pixel Count Ex.1 GPO Ex.2 GPO 2 4 6 8 10 Hend = 10 Hstart = 4 Hend = 1 Hstart = 0 Internal Pixel Count For GPO Control Generation GPO#_CTRL_1[5:4] = "00" SPA, SPB Internal Line Count Ex. Line 1 Line 2 Line 3 Hstart = 1 GPO Line 4 Line 5 Hend = 3 Internal Line Count For GPO Control Generation GPO#_CTRL_1[3:2] = "00" Figure 6.12-8 GPO Non-Early Mode Early Mode : SPA, SPB RA, GA, BA PIX n-5 PIX n-3 PIX n-1 PIX 1 PIX 3 PIX 5 PIX 7 RB, GB, BB PIX n-4 PIX n-2 PIX 2 PIX 4 PIX 6 PIX 8 Internal Pixel Count Ex. GPO 6 5 4 3 PIX n 2 1 Hend = 1 Hstart = 4 Internal Pixel Count For GPO Control Generation GPO#_CTRL_1[5:4] = "11" SPA, SPB Internal Line Count Ex. GPO Line n-3 Line n-2 Line n-1 Hstart = 3 Line n Line 1 Hend = 1 Internal Line Count For GPO Control Generation GPO#_CTRL_1[3:2] = "11" Figure 6.12-9 GPO Early Mode 6.13. Miscellaneous 6.13.1. General-Purpose Input Output (GPIO) 11 selectable General Purpose Output Pins 2 channels shared with HSYNCO, VSYNCO outputs 2 selectable output channels with PWM0, PWM1 outputs 2006-02-09 45 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 2 built-in DDC Port, shared with GPO7, GPO8, GPO4, and GPO5 GPIO Port Configuration 6.13.2. PWM Output There are two Pulse Width Modulation signal pins available for controlling the LCD back light or audio volume, PWMA and PWMB. The duty cycle and Frequency of these signals is programmable. PWM_HCNT PWM_LCNT Fref Figure 6.13-1 Pulse Width Modulation Signal (PWM) When clock source select from reference clock F PWM_CLK F REFCLK (PWM_DIV 1 PWM_DIV 2 ) When clock source select from Display Hsync F PWM_CLK F DISP _ HS (PWM_DIV 1 PWM_DIV 2 ) F PWM_CLK F PWM (PWM_HCNT PWM_LCNT) PWM _ HCNT Duty ( PWM_HCNT PWM_LCNT ) Duty F PWM_CLK PWM _ HCNT F PWM (1 Duty ) F PWM_CLK PWM _ LCNT F PWM PWM_HCNT 0 1~255 1~255 2006-02-09 PWM_LCNT 0~255 0 1~255 PWM Output DC ‘0’ DC ‘1’ PWM pulse 46 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.14. MCU Interface NT68665/NT68625 supports two wires of I2C bus and one IRQ output to communicate with MCU. I2C data rate is up to 400K bits/s. 6.14.1. I2C Protocol General Register R/W Byte Write Device Addr Register Addr Data S P WA C K S T A R T A C K A S CT KO P Sequential Write Device Addr Register Addr Data(n) Data(n+1) Data(n+x) S P WA C K S T A R T A C K A C K A C K A S CT KO P Byte Read Device Addr Device Addr Register Addr S Data S WA C K S T A R T P RA C K A S CT KA R T N S AT KO P Sequential Read Device Addr Data(n) Data(n+x) Data(n+1) S S T A R T P RA C K A C K A C K N S AT KO P Figure 6.14-1 I2C General Register Read/Write Protocol 2006-02-09 47 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Index Port Access R/W Index Port Write Access Device Addr Data(0) Register Addr (E0) Data(1) Data(3) Data(2) Data(n) S P S T A R T WA C K A C K ( CR[E0] ) ( CR[E1] ) A C K A C K ( CR[E2] ) ( CR[E3] ) A C K A S CT KO P Index Port Read Access Register Addr (E3) Device Addr S P WA C K S T A R T Data(0) Device Addr A S CT KO P Data(1) Data(2) Data(3) Data(n) S S T A R T P RA C K A C K A C K A C K N S AT KO P Figure 6.14-2 I2C Index Port Data Access Protocol 2006-02-09 48 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6.14.2. IRQn Interrupt Sources NT68665/NT68625 provides an interrupt request output pin IRQn. The following figure shows the detail structure of the IRQn sources. Interrupt Control Detect Rising Edge Flags Enables INT_VFREQ Edge Dectect INT_VFREQ INT_VFREQ_EN INT_HFREQ Edge Dectect INT_HFREQ INT_HFREQ_EN INT_VPOL Edge Dectect INT_VPOL INT_VPOL_EN INT_HPOL Edge Dectect INT_HPOL INT_HPOL_EN INT_VEDGE Edge Dectect INT_VEDGE INT_VEDGE_EN INT_HEDGE Edge Dectect INT_HEDGE INT_HEDGE_EN INT_ISPRE Edge Dectect INT_ISPRE INT_ISPRE_EN INT_CSPRE Edge Dectect INT_CSPRE INT_CSPRE_EN INT_VPRE Edge Dectect INT_VPRE INT_VPRE_EN INT_HPRE Edge Dectect INT_HPRE INT_HPRE_EN INT_DVIPRE Edge Dectect INT_DVIPRE INT_DVIPRE_EN INT_FFOV Edge Dectect INT_FFOV INT_FFOV_EN INT_FFUN Edge Dectect INT_FFUV INT_FFUV_EN INT_UPD_DDC0 Edge Dectect UPD_DDC0 INT_UPD_DDC0 INT_UPD_DDC1 Edge Dectect UPD_DDC1 INT_UPD_DDC1 OR IRQn Clear Flags IRQn Interrupt Source Figure 6.14-3 IRQn Interrupt Block Diagram INTHV_IRQ INT_VFREQ INT_HFREQ INT_VPOL INT_HPOL INT_VEDGE INT_HEDGE INT_ISPRE INT_ CSPRE INT_VPRE INT_HPRE INT_DVIPRE INT_FFOV 2006-02-09 Meaning Vsync Frequency Change Hsync Frequency Change V-Polarity Change INT H-Polarity Change INT Vsync Edge INT Hsync Edge INT Interlaced Sync INT Composite Sync INT Vsync Present INT Hsync Present INT DVI sync Present INT FIFO Overflow INT Action It will be activated when the Input frequency of Vsync changes. It will be activated when the Input frequency of Hsync changes. It will be activated when the Input Polarity of Vsync changes. It will be activated when the Input Polarity of Hsync changes. It will be activated when the Vsync rising edge is occur. It will be activated when the Hsync rising edge is occur. It will be activated when the Interlaced Sync is present. It will be activated when the Composite Sync is present. It will be activated when the Vsync is present. It will be activated when the Hsync is present. It will be activated when the DVI sync is present. It will be activated when the FIFO is overflow 49 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 INT_ FFUV INT_UPD_DDC0 INT_ UPD_DDC1 FIFO Underflow INT DDC0 updated INT DDC1 updated INT It will be activated when the FIFO is underflow It will be activated when DDC0 Ram-Buffer contents updated. It will be activated when DDC1 Ram-Buffer contents updated. Table 6.14-1 IRQn Interrupt 6.15. 8031 On-Chip Microcontroller Reference application notice – “NT68665/NT68625 MCU APN v2.0.pdf” 2006-02-09 50 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7. Electrical Specifications 3.3V Supply voltage range, V3.3 (see Note1)……………………………………-0.3V to 4V 1.8V Supply voltage range, V18 (see Note2).……………………………………-0.3V to 1.98V Output voltage range, VO…..……………….……………………………….………-0.3V to V33 +0.3V Input voltage range (5V Tolerant), VI……………………….…………..…………-0.3V to V5V +0.3V Electrostatic Discharge, VESD…………………….…………..……………………2.0kV Ambient Operating temperature, TA………………………………………….…...0C to 70C Lead temperature 1, 6 mm (1/16 inch) from case for 10 seconds…………….260C Junction Temperature……………………………………………………….…….150C Thermal resistance (Junction to Air) Natural Convection, JA….…………….. 29C/W Thermal resistance (Junction to Case) Natural Convection, JC….…………..13 C/W Storage temperature range, Tstg……………………………………………..…..-40C to 125C Storage humidity………………………….……..………………………..………..< 60% HR Storage Life (Storage Temperature < 30 ℃)………………………………….. 1 year Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability. Note1: Includes pins ADC_VAA, AVCC, PVCC, DVDD. Note2: Includes pins CVDD, PLL_VDD 7.1. DC Electrical Characteristics (TA = 25C, Oscillator freq. = 12.000MHz, unless otherwise specified) Symbol VCVDD VPLL VADC VTMDSA VTMDSP VDDD VMCU IVDD IADC ITMDS IDDD IDD18 IDD33 Parameter 1.8 V digital power supply PLL power supply R/G/B channel ADC analog power supply TMDS analog power supply TMDS PLL power supply Display interface power supply MCU power supply 1.8 V digital power supply current ADC power supply current TMDS power supply current Display interface power supply current 1.8 V Operating current (Total) 3.3 V Operating current (Total) 2006-02-09 Min. Typ. Max. Power Requirements 1.71 1.8 1.89 1.71 1.8 1.89 Unit Conditions V V CVDD PLL_VDD 3.15 3.3 3.47 V ADC_VAA, 3.15 3.15 3.15 3.3 3.3 3.3V 3.47 3.47 3.47 V V V AVCC PVCC DVDD 3.00 3.3V 130 3.60 V mA MCU_VCC No Loading (Includes CVDD, PLL_VDD) No Loading No Loading No Loading 160 110 50 130 320 51 mA mA mA No Loading mA Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 IMCU IDDPD18 IDDPD33 MCU Operating Current 1.8 V Power down current 3.3 V Power down current VOH VOL Output high voltage Output low voltage VOH Output high voltage for PWM/DDC IOZ Tri-State Leakage Current IOH1 - 20 2 10 Digital Outputs 2.0 GND - mA mA No Loading No Loading VDD 0.8 V V 5 V DISP_DE, DISP_VS, DISP_HS, DISP_CLK, IRQn, IN_HSO, IN_VSO PWM[1:0], DDC_SCL[1:0], DDC_SCL[1:0], -25 25 uA Output high current -16 -2 mA IOL1 Output low current 2 16 mA IOH2 Output high current -4 mA IOL2 Output low current 4 mA (VOH = 2.5V) DISP_DE, DISP_VS, DISP_HS, DISP_CLK, REFCKO, (VOL = 0.4V) DISP_DE, DISP_VS, DISP_HS, DISP_CLK, REFCKO (VOH = 2.5V) IRQn, IN_HSO, IN_VSO (VOL = 0.4V) IRQn, IN_HSO, IN_VSO LVDS Outputs lVODl Differential Steady-state Output Voltage Magnitude IVODI mV Change in the Steady-state Differential Output Voltage Magnitude between Opposite binary States △ VOC(SS) Steady-state Common-mode Output Voltage VOC(PP) 1.125 80 Short-circuit Output Current IOZ Output Tri-State Current Differential Voltage High Output 2006-02-09 35 mV 1.475 V RL = 100, See Figure 7.1.1 See Figure 7.1.1 Peak-to-peak Commonmode Output Voltage IOS VOHDIF 240 150 mV ±24 mA VO(TP) = 0 ±12 mA VOD = 0 μA VO = 0 to Vcc ±1 RSDS Output +200 52 +450 mV Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 VOLDIF VCM ZL VIAMIN VIAMAX Voltage Differential Voltage Low Output Voltage Differential Voltage Common Voltage Differential load impedance Minimum Input Voltage Range Maximum Input Voltage Range -450 1.1 1.2 90 100 Analog Input +200 mV 1.3 V 110 Ω 0.55 V p-p VIAMAX mV mV See Figure 7.1.3 See Figure 7.1.3 AVCC+ mV 10mV See Figure 7.1.3 VDD 0.8 2.2 V V V Y[7:0], HSYNCI0, HSYNCI1 1.1 1.4 V HSYNCI0, HSYNCI1 1.8 2.0 V VSYNCI0, VSYNCI1 V VSYNCI0, VSYNCI1 V V μA μA YUV_CLK, 0.9 VID VICOM Differential Input Voltage Input Common Mode Voltage VBTD Behavior when Transmitter is disabled VIH Input high voltage VIL Input low voltage VT+(HSYNC) Schmitt Trigger Positive Going Threshold Voltage for HSYNC Inputs VT-(HSYNC) Schmitt Trigger Negative Going Threshold Voltage for HSYNC Inputs VT+(VSYNC) Schmitt Trigger Positive Going Threshold Voltage for VSYNC Inputs VT-(VSYNC) Schmitt Trigger Negative Going Threshold Voltage for VSYNC Inputs VIHC Clock high voltage VILC Clock low voltage IIH Input high current IIL Input low current DVI Input 150 AVCC300m V AVCC10mV Digital Input 2.0 GND 1.5 1.6 0.7 0.8 V p-p 1200 AVCC37mV 1.5 2.0 GND -25 -25 VDD 0.4 25 25 (VIH = 2.5V) (VIL = 0.4V) Micro-controller Symbol IDD Parameter Operating Current Min. Typ. Max. Unit - 20 - mA Conditions No Loading I/O Port Symbol 2006-02-09 Parameter Min. Typ. Max. Unit 53 Conditions Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 VUT(PORT) VLT(PORT) Schmitt UpperThreshold Voltage for I/O Ports Schmitt LowerThreshold Voltage for I/O Ports 2006-02-09 1.9 1 - - 2.3 1.5 54 V PA0~PA3;PA4*~ PA7*; PB0~PB3; PB4*/SCL0*;PB5*/SDA0*; PB6*/SCL1*;PB7*/SDA1* PC0*,PC1*,PC2~PC7; PD0~PD6; PE0~PE1; P30,P31,P34,P35; RSTB V PA0~PA3;PA4*~PA7*; PB0~PB3; PB4*/SCL0*;PB5*/SDA0*; PB6*/SCL1*;PB7*/SDA1* PC0*,PC1*,PC2~PC7; PD0~PD6; PE0~PE1; P30,P31,P34,P35; RSTB Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 I/O Port Symbol Parameter Output High Voltage for I/O Ports Min. 2.5 Typ. - Max. - Unit V PA0~PA3 @ IOH = -4mA PB0~PB3 @ IOH = -4mA PC2~PC7 @ IOH = -4mA PD0~PD6 @ IOH = -4mA PE0~PE1 @ IOH = -4mA P30,P31,P34,P35 @ IOH = -100uA V External Voltage for Open Drain Structure PA4*/PWM12*,PA5*/PWM13*, PA6*/PWM14*,PA7*/PWM15* PB4*/SCL0*;PB5*/SDA0* PB6*/SCL1*,PB7*/SDA1* PC0*,PC1* PA0~ PA3 @ IOL = +8mA PA4*~PA7* @ IOL = +8mA PE0~PE1 @ IOL = +8mA PB0~PB3 @ IOL = +4mA PC0*,PC1*; PC2~PC7 @ IOL = +4mA PD0~PD6 @ IOL = +4mA PE0~PE1 @ IOL = +8mA P30,P31,P34,P35 @ IOL = +4mA VOH Output High Voltage for Open-Drain Ports/PWMs VOL(PORT) VOL(IIC) RPH1 Output Low Voltage for I/O Ports Output Low Voltage for I2C bus Ports Pull up Resistor @ Vi=1.5V - - 5 - - 0.4 V - - 0.4 V - - 0.6 V 40 60 80 Conditions K @ IOL=+3mA PB4*/SCL0*,PB5*/SDA0*, PB6*/SCL1*;PB7*/SDA1* @ IOL=+6mA PA0~PA3 PB0~PB3 PC2~PC7 PD0~PD5 Reset Symbol Parameter Min. Typ. Max. VLowPwr Low-Voltage Detect Voltage for Power 2.6 - 3.0 Low-Voltage Reset Voltage for Power 2.0 - 2.8 VLVR 2006-02-09 55 Unit V Conditions Pulse Width > tPW(LVR) Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 49.91% (2 Places) TP VOD Voc TM CL = 10 pF Max (2 Places) (a)SCHEMATIC 100% 80% VOD(H) 0V VOD(L) 20% 0% t tf r V VOC(SS) VOC(SS) OC(PP) 0V (b) WAVEFORMS Figure 7.1-1 Test Load and Voltage Definitions for LVDS Outputs 3.0V VDD >10ms RSTn 1.4V Internal Register Initial Period Programmed Timing All output Power -up Sequence Figure 7.1-2 Power-up Sequence 2006-02-09 56 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 RX+ AVCC V ID RXV ICOM Figure 7.1-3 DVI Single-ended Differential Signal V DIFF _N VOHDIF V CM VOLDIF V DIFF _P GND Figure 7.1-4 Voltage Definitions for RSDS Outputs 2006-02-09 57 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7.2. AC Electrical Characteristics (VDD=3.3V, TA=25C, Oscillator freq.=14.318MHz, unless otherwise specified) ADCPLL Phase-locked loop Symbol jPLL Parameter Conditions Min Typ Max Unit Short term jitter fclkout=165MHz - - 120 ps Long term jitter fclkout=165MHz - - 1.2 ns - 2 - 4096 XF type EF type 15 12 12 - 110 110 165 kHz MHz - - - 3 ms In start-up conditions - - 5 ms 165 MHz output 45 50 55 % DR Divider ratio fCLKIN fCLKOUT Input clock frequency range Output clock frequency range tCOAST Maximum coast mode time tCAP δ PLL capture time CKOUT clock duty cycle Clamping Pulse Symbol tDELAY tWIDTH tCOR1 tCOR2 Parameter Clamp pulse delay time Clamp pulse width Clamp correction time to within ±10 mV Clamp correction time to less than 1 LSB Conditions Min Typ Max Unit CLAMP_BEG<5:0>=0x00 - 0 - 4/CKOUT CLAMP_BEG<5:0>=0x0F - 15 - 4/CKOUT CLAMP_WID<5:0>=0x01 - 1 - 4/CKOUT CLAMP_WID<5:0>=0x0F ±100mV black level input variation; clamp capacitor = 4.7nF ±100mV black level input variation; clamp capacitor = 4.7nF - 15 - 4/CKOUT - - 300 ns - - 10 Lines Analog-to-Digital Converter Symbol Parameter Min 10 10 Typ X type E type Conditions - Max 110 165 - 150 - - Mhz - 2 5 % 0.55 0.7 0.9 V - ±0.5 +1.25/ - 1.0 LSB - ±0.6 ±2.25 LSB fs Sampling frequency B GMATCH Vin(pp) Bandwidth Channel to channel match Input signal voltage (peak-peak) DNL DC differential non linearity Corresponding to full scale output From analog input to digital output; ramp input; fCLK = 165 MHz (E type); fCLK = 110 MHz (X type); INL DC integral non From analog input to digital 2006-02-09 58 Unit MHz Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 linearity output; ramp input; fCLK = 165 MHz (E type); fCLK = 110 MHz (X type); From analog input to digital output;10KHz sine wave input; ramp input; fCLK = 165MHz (E Effective number of bits type); fCLK = 110MHz (X type); ENOB THD No Missing Codes is guaranteed. Input 1V(p-p) and 10MHz - 7 - bits - - 1 % Signal-to-Noise Ratio Symbol S/N Parameter Signal-to-noise ratio Conditions Maximum gain X type -- fCLK=110MHz E type -- fCLK=165MHz Minimum gain X type -- fCLK=110MHz E type -- fCLK=165MHz Min Typ Max Unit - 45 - dB - 44 - dB TMDS Receiver TMDS Receiver Symbol Parameter Conditions fOP Operating Frequency range tJJT Jitter tolerance tSTART Receiver Startup Time Intra-Pair (+ to -) Differential 165MHz 1 pixel/clock tDPS Input Skew Channel to Channel 165MHz 1 pixel/clock tCCS Differential Input Skew CIN TMDS Input Pin Capacitance Min 25 2 - Typ - Max 165 10 250 Unit MHz ns ms ps 5.0 ns - pF - 7 Min Typ Max Unit 15 - 250 Hz - - 25 KHz - - 4.43 ms 15 - 250 KHz - - 8.66 us - - 8.66 us Sync Processor (Oscillator freq.=12MHz) H/V Sync Processor Symbol Parameter fVSYNC Vsync Input Frequency fVCLK Vsync Input Frequency for DDC-1 Mode tVPW VSYNC input Pulse Width fHSYNC Hsync Input Frequency tHPW HSYNC input Pulse Width tHPW(COMP) HSYNC input Pulse Width Conditions Vsync Duty Cycle = 40% Supply VCLK for DDC-1 mode only Vsync Duty Cycle < 40% Hsync Duty Cycle = 40% Hsync Duty Cycle < 40% Hsync Duty Cycle < 40% tHTTT(COMP) Horizontal total time - tHPW(COMP) 2006-02-09 8.66 59 us Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 I2C Bus Timing I2C Bus Timing Parameter Symbol fSCL tSUSTO tBUF tHDSTA tLOW tIICR tHDDAT tHIGH tICF tSUDAT tSUSTA SCL clock frequency STOP setup time Bus free time between a STOP and START START hold time SCL clock pulse width low IIC bus rise time DATA hold time SCL clock pulse width high IIC bus fall time Data setup time START setup Min Max Unit 0.00 0.60 1.30 0.60 1.30 400 kHz us us us us ns us us ns ns us 300 0.00 0.60 300 100 0.60 SDA t t BUF t IICR IICF t LO SCL t t SUSTO STOP t HDSTA t HDDAT t HIGH t SUDAT SUSTA START Figure 7.2-1 I2C Bus Timing DDC Bus Timing DDC1 Mode: Symbol tVAA tMODE Note: Parameter Min. Typ. Max. Unit Data Valid from the low-to-high edge of the VCLK - - 1000 ns Time for Transition to DDC2B Mode from DDC1 - - 500 ns Conditions VCLK comes from Separate VSYNCI or is extracted from Composite Sync. The internal noise filter will cause a filter time delay of the VCLK. 2006-02-09 60 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 SCL Bit 0(LSB) SDA Null Bit Bit 7(MSB) Bit 6 VCLK t VAA t VHIGH t VLOW DDC1 Timing Figure 7.2-2 Transmit-Only Mode (DDC-1) Bi-Direction Mode (DDC-2) SCL START SDA tMODE VCLK DDC Mode Transition Figure 7.2-3 2006-02-09 61 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 DDC2B Mode Symbol Standard Mode Parameter Min. Max Fast Mode Min Unit Max fSCL SCL Clock Frequency tBUF Bus Free Between a STOP and START Condition 4.7 1.3 us tHD;STA Hold Time for START Condition 4.0 0.6 us tLOW LOW Period of The SCL Clock 4.7 1.3 us tHIGH HIGH Period of The SCL Clock 4.0 0.6 us tSU;STA Set-up Time for a Repeated START Condition 4.7 0.6 us tHD;DAT Data Hold Time Transmitter 0.1 0.1 Receiver 0 0 tSU;DAT Data Set-up Time 250 100 100 400 KHz 0.9 us ns tr Rise Time of Both SDA and SCL Signals 1000 300 ns tf Fall Time of Both SDA and SCL Signals 300 300 ns tSU;STO Set-up Time for STOP Condition 4.0 0.6 tSP Pulse Width of spikes which must be suppressed by the input filter 0 50 CI Capacitance for each Bus Pin - Cb Capacitive load for each Bus Line - STOP START tLOW tHIGH RS us 0 50 ns 10 10 pF 400 400 pF STOP SCL tR tF SDA tBUF tHD;STA tSU;DAT tHD;DAT tHD;DAT RX TX tSU;STA tSU;STO DDC-Bus Timing Figure 7.2-4 2006-02-09 62 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 LCD Display Control Timing with TCON RSDS Mode Differential Mode AC Electronical Characteristics Symbol Parameter Condition Min. Typ. tRCP Clock Period 14.8 tRCHP 0.4tCLK Clock High Period tRCLP 0.4tCLK Clock Low Period RL=100 tRSSTU Data setup time 2 CL=5pF,Max fCLK=95MHz RL=100 tRSHLD 0.2 Data hold time CL=5pF,Max fCLK=95MHz CL=20pF , tSPSTU Start pulse setup time 3 Max fCLK=95MHz CL=20pF , tSPHLD Start pulse hold time 2 Max fCLK=95MHz CL=20pF, tGPOSTU GPO setup time 3 Max fCLK=95MHz CL=20pF, tGPOHLD GPO hold time 2 Max fCLK=95MHz tRising Transition rising time 250 700 tFalling Transition falling time 250 700 Differential Positive Output CL Max. 0.6tCLK 0.6tCLK Units ns ns ns ns ns ns ns ns ns 1500 1500 ps ps GPO and SP Output RL CL Differential Negative Output Figure 7.2-5 80% Differential Output_P/N 80% 20% 20% tFalling tRising Figure 7.2-6 2006-02-09 63 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 tRCP tRCHP tRCLP V CM RSCLK_P/N tRSSTU RSR.G.B_P/N +120mV -120mV tSPSTU SPA,SPB tRSHLD tRSSTU +120mV +120mV -120mV -120mV tSPHLD 2.0V tGPOSTU tRSHLD 2.0V tGPOHLD 2.0 2.0 GPO Figure 7.2-7 2006-02-09 64 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 tRCHP or tRCLP RSCLK_P V CM RSCLK_N tSKEW1 tSKEW1 tRSHLD tRSSTU RSR.G.B_P V CM RSR.G.B_N tSKEW2 tSKEW1= tRCP (Min) - tRCHP (Min) - tRCLP (Min) tSKEW2 = tRCHP (Min) - tRSSTU (Min) - tRSHLD (Min) or tSKEW2 = tRCLP (Min) - tRSSTU (Min) - tRSHLD (Min) Differential Mode Transmitter Skew Margin Figure 7.2-8 LCD Display Control Timing without TCON LVDS Timing Symbol Parameter Min. Typ.* Max. Unit Conditions td0 td1 td2 td3 td4 td5 td6 Delay Time, TCLK to Serial Bit Position 0 Delay Time, TCLK to Serial Bit Position 1 Delay Time, TCLK to Serial Bit Position 2 Delay Time, TCLK to Serial Bit Position 3 Delay Time, TCLK to Serial Bit Position 4 Delay Time, TCLK to Serial Bit Position 5 Delay Time, TCLK to Serial Bit Position 6 -0.20 0 0.20 2.00 2.20 2.40 4.20 4.40 4.60 6.39 6.59 6.79 8.59 8.79 8.99 10.79 10.99 11.19 12.99 13.19 13.39 ns ns ns ns ns ns ns f = 65 MHz tc =15.38 ns (0.2%), See Figure 7.2.10 td0 td1 td2 td3 td4 td5 td6 Delay Time, TCLK to Serial Bit Position 0 Delay Time, TCLK to Serial Bit Position 1 Delay Time, TCLK to Serial Bit Position 2 Delay Time, TCLK to Serial Bit Position 3 Delay Time, TCLK to Serial Bit Position 4 Delay Time, TCLK to Serial Bit Position 5 Delay Time, TCLK to Serial Bit Position 6 -0.20 1.48 3.16 4.84 6.52 8.20 9.88 ns ns ns ns ns ns ns f = 85 MHz tc =11.76 ns (0.2%), See Figure 7.2.10 td7 Delay Time, CLKIN or CLKIN to TCLK 3.0 ns tjcc Transmitter Jitter Cycel-to-Cycle See Figure 7.2.6 f = 85 MHz f = 65 MHz 2006-02-09 65 0 0.20 1.68 1.88 3.36 3.56 5.04 5.24 6.72 6.92 8.40 8.60 10.08 10.28 4.2 5.5 110 210 150 230 Ps ps Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 tw Pulse Duration, High-Level Output Clock tt Transition Time, Differential Output Voltage (tr or tf) Enable Time, PWDN to Phase Lock (TCLK Valid) Disable Time, PWDN to Off State (TCLK Low) ten tdis 4 7 0.35tc 260 tc 0.65tc ns 700 1500 ps 10 ms 100 ns See Figure 7.2.6 See Figure 7.2.7 See Figure 7.2.8 * All typical values are at VCC = 3.3V, TA = 25C td 7 CLKIN (RFB=0) CLKIN (RFB=1) TCLK td0 Tn TD7 TD6 TD4 TD3 TD2 TD1 TD0 TD7+1 TD6+1 td1 td 2 td 3 td 4 td 5 td 6 2.5V CLKIN VOD(H) TCLK or Tn 1.4V 0.5V 0.00V VOD(L) td7 td 0 - td 6 Figure 7.2-9 LVDS Timing Definitions PWDN TCLK t en Invalid TDn CLKIN Valid Figure 7.2-10 LVDS Enable Time Waveforms 2006-02-09 66 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 CLKIN tdis PWDN TCLK Figure 7.2-11 LVDS Disable Time Waveforms MCU Electrical Characteristics A/D Converter Symbol Min. Typ. A/D Conversion Time - - 15 us VOFFSET A/D Converter Error - - 1 LSB VLINEAR A/D Input Dynamic Range of Linearity Conversion GND - MCU_VCC V Parameter tCNVT Max. Unit Conditions Reset Block Symbol Parameter Min. Typ. Max. Unit tPW(RSTB) Active-Low External Reset Pulse Width - 64 - tOSC tRST(POR) Internal Reset Interval for Power-On Reset - 216 - tOSC tRST(WDT) Watch-Dog Reset Period 500 520 540 ms Conditions fOSC = 24MHz DDC2B+ Mode Symbol Standard Mode Parameter Min. Max Fast Mode Min 100 Max 400 Unit fSCL SCL Clock Frequency KHz tBUF Bus Free Between a STOP and START Condition 4.7 1.3 us tHD;STA Hold Time for START Condition 4.0 0.6 us tLOW LOW Period of The SCL Clock 4.7 1.3 us tHIGH HIGH Period of The SCL Clock 4.0 0.6 us tSU;STA Set-up Time for a Repeated START Condition 4.7 0.6 us tHD;DAT Data Hold Time Transmitter 0.1 0.1 Receiver 0 0 tSU;DAT Data Set-up Time 250 100 0.9 us ns tr Rise Time of Both SDA and SCL Signals 1000 300 ns tf Fall Time of Both SDA and SCL Signals 300 300 ns tSU;STO 2006-02-09 Set-up Time for STOP Condition 4.0 67 0.6 us Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 tSP Pulse Width of spikes which must be suppressed by the input filter 0 50 CI Capacitance for each Bus Pin - Cb Capacitive load for each Bus Line - STOP START tLOW 50 ns 10 10 pF 400 400 pF tHIGH 0 RS STOP SCL tR tF SDA tBUF tHD;STA tSU;DAT tHD;DAT tHD;DAT tSU;STA RX TX tSU;STO IIC-Bus Timing Symbol Standard Mode Parameter Fast Mode Min. Max Min Max Unit VIL(I2C) Low Level Input Voltage -0.5 1 -0.5 1 V VIH(I2C) High Level Input Voltage 2.3 MCU_VCC +0.5 2.3 MCU_VCC +0.5 V VLT(I2C) Schmitt Lower-Threshold Voltage for I2C bus 1 1.5 1 1.5 V VUT(I2C) Schmitt Upper-Threshold Voltage for I2C bus 1.9 2.3 1.9 2.3 V VOL1(I2C) Low Level Output Voltage @Io=3mA 0 0.4 0 0.4 V VOL2(I2C) Low Level Output Voltage @Io=6mA 0 0.6 0 0.6 V 250 ns 10 uA tOF II Output Fall Time @Co=400pF 250 Input Current @Vi=0.4 ~ 0.9VCC -10 10 -10 VO V hys(min) V OH V OL VI V LT(min) 2006-02-09 V LT(max) V UT(min) 68 V UT(max) Schmitt Trigger Characteristics Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 8. Application Circuit +3.3V CVDD18 C14 0.1u CVDD18 C15 0.1u C8 0.1u C16 0.1u C9 0.1u C10 0.1u C11 0.1u L1 B0805/30 +3.3V DPLL18 + DVI_PVCC C19 + C12 100u/16V L2 B0805/30 C13 100u/16V C17 10u/1206 C18 0.1u C20 0.1u 10u/1206 C21 0.1u L3 B0805/30 C22 0.1u +3.3V ADC_VAA DVI_AVCC C23 0.1u ADC_VAA R28 820 L4 B0805/30 1 VREF C25 0.1u + C24 100u/16V 2 3 C27 10u/1206 C28 10u/1206# U3 AIC431CUN C26 0.1u C29 0.1u AGND OPTION DPLL18 DVI_PVCC GIN+ GIN- C33 0.1u 124 C34 C35 RIN+ RIN- 0.1u 0.1u 125 126 0.1u 127 128 0.1u C36 3 4 113 114 115 116 117 118 119 TCLK RST IICSCL IICSDA IRQN R33 R34 R35 100 100 100 8 94 92 93 95 15 82 110 PVCC DVDD DVDD 108 99 AVCC AVCC 120 112 9 BIN0+ BIN0- TXO0TXO0+ TXO1TXO1+ TXO2TXO2+ TXOCTXOC+ TXO3TXO3+ TXE0TXE0+ TXE1TXE1+ TXE2TXE2+ TXECTXEC+ TXE3TXE3+ SOGI0 GIN0+ GIN0TEST_CLK TEST_Y7 RIN0+ RIN0HSYNCI1 VSYNCI1/TOUTP GPO1 GPO2/AD0 GPO3/AD1 INT_VSO/GPO4 INT_HSO/GPO5 GPO6 PWM1/GPO9 PWM0/GPO10 BIN1+ BIN1SOGI1 GIN1+ GIN1- 12 1 84 85 86 87 88 91 11 10 +3.3V R30 4.7k R31 R32 22 22 VSO HSO BRIGHTNESS RIN1+ RIN1TCLK RSTn SCL SDA IRQn NT68663 PGND 0.1u HSYNCI0 VSYNCI0 81 80 79 78 77 76 75 74 73 72 70 69 68 67 66 65 64 63 62 61 111 C32 C31 SOG 122 123 ADC_GNDA 0.1u 96 102 AGND 105 AGND AGND BIN+ BIN- C30 VREF DPLL_GND 5 6 121 2 HSI VSI 7 VREF T0M T0P T1M T1P T2M T2P TCLK1M TCLK1P T3M T3P T4M T4P T5M T5P T6M T6P TCLK2M TCLK2P T7M T7P RX2+ RX2RX1+ RX1RX0+ RX0RXC+ RXC- DGND DGND DGND RX2+ RX2RX1+ RX1RX0+ RX0RXC+ RXC- REXT CGND CGND 97 98 100 101 103 104 106 107 16 83 71 109 DPLL_VDD 390 DVI_AVCC 13 90 R29 CVDD CVDD U2A +3.3V ADC_VAA DVI_AVCC ADC_VAA ADC_VAA 89 14 CVDD18 AGND 2006-02-09 69 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. 3 NT68665/NT68625 D1 BAV99 2 1 +5V(+3.3V) +3.3V_CPU +3.3V_CPU R1 0# D2 BAT54C 15" OPTION 3 C1 0.1u U1 D3 BAV99 1 2 3 4 2 3 1 VGA_5V E0 E1 E2 VSS VCC WC# SCL SDA 8 7 6 5 R2 R3 24C16_WP IICSCL IICSDA 100 100 24LC16B D4 BAV99 2 1 DVI_5V R4 1M Y1 12MHZ R5 +3.3V_CPU C2 0.1u 100 RST C3 10u/1206# 4.7k C5 22p 4.7k C4 22p IICSCL IICSDA K_PWR VOLUME VSO PANEL_PWR1 DVI_CABLE HSO 45 46 47 48 49 50 51 52 44 34 33 30 29 28 55 NT68663 4.7k R12 10k R11 4.7k 4.7k 22 23 57 58 24 25 26 27 R10 4.7k 100 PB0/ADC0 PB1/ADC1 PB2/ADC2/INTE0 PB3/ADC3/INTE1 PA0/PWM2 PB4*/DDC_SCL0* PA1/PWM3 PB5*/DDC_SDA0* PA2/PWM4 PB6*/DDC_SCL1* PA3/PWM5 PB7*/DDC_SDA1* PA4*/PWM6* PA5*/PWM7* PA6*/PWM8* PA7*/PWM9* PC0* PC1* PD0 PC2 PD1 PC3/PWM0 PD2 PC4/PWM1 PD3 PC5 PD4 PC6 PD5 PC7 PD6 R9 R20 P30/RXD P31/TXD P34/T0 P35/T1 18 17 31 32 R8 100 100 54 56 59 60 MCU_GND 100 RXD TXD R14 R16 R13 C6 100p +3.3V PE1 PE0 NC NC 100 100 100 100 100 100 100 4.7k 4.7k 42 41 40 39 38 37 36 35 R25 R26 R15 R17 R18 R21 R22 R23 R24 KEY1 IRQN KEY2 ISPSCL ISPSDA DVISCL DVISDA R19 47k +3.3V_CPU BL_CONTROL AUDIO_STANDBY 24C16_WP PANEL_IDX R27 10k C7 0.1u 21 TCLK OSCI OSCO RSTB 43 U2B 20 19 53 MCU_VCC R7 R6 +3.3V_CPU VGA_DETECTOR LED_R LED_G VGA_CAB Figure 8-1 Application Circuit 2006-02-09 70 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9. Registers Mapping Block Name ADC PLL Interface DVI Input Control 1 Graphic Port Control Video Port Control Back End Image Processing NR Control GPIO Control PWM Control DDC Control OSD Control Index Port Access Control Misc. Access Control HS Digital PLL Page 0 Display Digital PLL & SSC Gauge Control Page Control Power Control Auto Tune Bright Frame Display Display General Control Sync Processor sRGB Control Test Mode Page Control 2006-02-09 Page 1 Byte Offset Size (bytes) 0x000 ~ 0x017 0x018 ~ 0x01E 0x020 ~ 0x03F 0x040 ~ 0x05F 0x060 ~ 0x064 0x068 ~ 0x06F 0x070 ~ 0x073 0x074 ~ 0x077 0x078 ~ 0x07D 0x080 ~ 0x0CF 0x0E0 ~ 0x0E3 0x0E5 ~ 0x0E6 0x0D0 ~ 0x0DF 0x0E8 ~ 0x0EF 0x0F0 ~ 0x0F7 0x0F8 ~ 0x0FD 0x0FF 32 0x101 ~ 0x102 0x106 ~ 0x12F 0x130 ~ 0x13B 0x150 ~ 0x18F 0x196 ~ 0x1B0 0x1D0 ~ 0x1DF 0x1E0 ~ 0x1FE 0x1FF 71 32 32 4 8 4 4 6 80 4 2 24 8 5 1 2 32 48 27 16 31 1 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9.1. ADC Interface 0x000 ADCPLL Control Bits 7 6 5 4 Name 3 HSYNC_SEL 2 1 REG_VREF HPLL_HSYNC_SEL 0 Default: 1010 0000B Description Reserved Reserved Reserved HPLL Hsync input signal selection 0: HSYNCI (pad sync from HSYNCI0 or HSYNCI1) 1: SYNC_HS (Internal signal from sync processor) PLL Hsync input signal selection 0: HSYNCI (HSYNCI0/HSYNCI1) 1: SOGI Reserved ADCPLL reference voltage (2.5V) source select 0: External (from VREF pin) 1: Internal (from internal regulator) Reserved 0x001 Bits 7-0 Red Channel Gain Control Name RGAIN[8:1] R/W R/W Description The RAGAIN[7:0] that sets the gain of the R channel. The ADC can accommodate input signals with a full-scale range of between 0.55V and 0.9Vp-p. Note that increasing RGAIN results in the picture having less contrast. Default: 1000 0000B 0x002 ADC test control Bits Name 7-3 2-0 CMCTL[2:0] Default: 0000 0010B Description Reserved 0x003 Bits 7-0 Red Channel DC Shift Control Name RCSC [7:0] R/W R/W Description Control the R channel DC shift value to compensate the color excursion. Bigger value gives less brightness. Default: 0100 0000B 0x004 Bits 7-0 Green Channel Gain Control Name GGAIN[8:1] R/W Description The GAGAIN[7:0] that sets the gain of the G channel. The ADC can accommodate input signals with a full-scale range of between 0.55V and 0.9Vp-p. Note that increasing GGAIN results in the picture having less contrast. Default: 1000 0000B 0x005 Bits ADC test control Name 2006-02-09 R/W Description 72 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-5 4 CMP2I 3-0 GNB[3:0] Default: 0000 0000B 0x006 Bits 7-0 Reserved Green Channel DC Shift Control Name GCSC [7:0] R/W Description Control the G channel DC shift value to compensate the color excursion. Bigger value gives less brightness. Default: 0100 0000B 0x007 Bits 7-0 Blue Channel Gain Control Name BGAIN[8:1] R/W Description The BAGAIN[7:0] that sets the gain of the B channel. The ADC can accommodate input signals with a full-scale range of between 0.55V and 0.9Vp-p. Note that increasing BGAIN results in the picture having less contrast. Default: 1000 0000B 0x008 ADC Channel and MID Clamp Control Bits Name D7-4 3 YUV_SEL0 2 CHANNEL_SEL 1 BMID 0 RMID R/W Description Reserve Input Type Select. 0: Analog (RGB) 1: Digital (YUV) Input Mux Control. 0: Channel 0 1: Channel 1 Blue Clamp Select 0: Clamp to ground 1: Clamp to midscale Red Clamp Select 0: Clamp to ground 1: Clamp to midscale Default: XXXX 0000B 0x009 Bits 7-0 Blue Channel DC Shift Control Name BCSC[7:0] R/W Description Control the B channel DC shift value to compensate the color excursion. Bigger value gives less brightness. Default: 0100 0000 0x00A Bits Name 7-0 Default: XXXX 0110B 0x00B Bits Name 7-0 Default: 1001 0111B 2006-02-09 Reserved R/W Description Reserved Reserved R/W Description Reserved 73 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x00C Reserved Bits Name 7-0 Default: 0101 0101B R/W Description Reserved 0x00D Reserved Bits Name 7-6 Default: 0100 0000B R/W Description Reserved 0x00E ADC PLL Power-up Control Bits Name 7 6 5 BGAIN[0] 4 GGAIN[0] 3 RGAIN[0] 2 PU_Badc1 1 PU_Gadc1 0 PU_Radc1 Default: 1111 1111B Description Reserved Reserved BGAIN bit 0 GGAIN bit 0 RGAIN bit 0 1= Power-up B channel A2D converter. 1= Power-up G channel A2D converter. 1= Power-up R channel A2D converter. 0x00F ADC Status Bits Name 7-0 Default: 0000 0000B 0x00F ADC Status 0x010 W Description Reserved Analog Bandwidth Control Name Description Reserved ADC_BW [1:0] Analog bandwidth select 11 : 500 MHz 10 / 01: 300 MHz 00 : 75 MHz Reserved 0 Default: XXXX X11XB 0x011 Reserved Bits Name 7-0 Default: XXXX XXXXB 0x012 Bits R Description Reserved Bits Name 7-0 Default: 0000 0000B Bits 7-4 3 2-1 2006-02-09 R/W R/W Description Reserved SOG Slicer Control Name R/W R/W Description 74 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-3 SOG_THR [4:0] The comparator threshold of the Sync-on-Green Slicer to be adjusted. This register adjust it in steps of 10 mV, with the setting 10 mV <= SOG_THR <=330 mV 2 EN_SOG_SLICER Enable internal SOG Slicer. 0 = Disable 1 = Enable 0-1 Reserved Default: 0111 11XXB 0x013 Bits 7-2 1-0 White Balance Control Name VREF[1:0] R/W Description Reserved Select the signal source for VGA input. When VR1 or VR2 is selected, the PLL will go into free-run state. 00: VR0. Internal zero voltage. 01: Internal test mode 10: VR2. Internal reference voltage 2. (0.7V) 11: Normal. From external RGB input pin. Default: XXXX XX11B 0x014 Hsync Trigger Level Control Bits 6-4 Name HS_THR_H 2-0 HS_THR_L R/W Description The trigger level threshold of the sync high level to be adjusted. This register adjust it in steps of 100 mV, with the setting 1500 mV <= HS_THR_H <=2200 mV The trigger level threshold of the sync low level to be adjusted. This register adjust it in steps of 100 mV, with the setting 700 mV <= HS_THR _L<=1400 mV Default: X000 X000B 0x015 Reserved Bits Name 7-0 Default: XXXX XXXXB Description R/W 9.2. DVI Input Control 1 0x016 DVI Clock Detection Bits Name 7-0 DVI_CLK Default: XXXX XXXXB Description DVI clock detection 0x017 DVI Control Bits Name 7-0 Default: XXXX XXXXB Description 0x018 Bits 7-6 R R/W DVI Control 1 Name DPLL_LOOP_FIT [1:0] 2006-02-09 R/W Description TMDS PLL loop filter control 75 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 5 BSTREAM_CHK Bit Stream error correction control 0 = Disable 1 = Enable 4 FSM_RST DPLL FSM Disable 0 = Enable 1 = Disable 3 SYNC_SEL Sync is generated from R channel or B channel 0 = From B Channel (RX0) 1 = From R Channel (RX2) 2 FORCE_BND_EEC Force boundary error correction enable 1 BND_EEC_EN Adaptive boundary error correction enable 0 DPLL_ACT TMDS DPLL working mode selection Default: 0000 0000B 0x019 DVI Control 2 R/W Bits 7-6 Name Description DVI_DET_CHANNEL Detection channel select [1:0] 00: RX0 01: RX1 10: TX2 11: Reserved 5-4 DVI_TRIG_SRC Detection trig point select [1:0] 00: V Sync Other: Always trig 3-2 Reserved 1 DPLL_FSM_MOD DPLL FSM mode select 0 = 3 state FSM 1 = 5 state FSM 0 EXT_UDCHK_EN Extend up/down check enable Default: 0000 0000B 0x01A Bits Name 7-6 DVI_DET_LEN [1:0] 5-4 DVI_DET_TYPE [1:0] DVI Control 3 R/W Description DVI detection length 00: 32 01: 64 10: 96 11: 128 DVI detection type 3 2 Reserved DVI_DET_SYNC_POL DVI detection sync polarity invert 0 = Normal 1 = Inverted 1 DVI_DET_RDY DVI detection data ready 0 = No data 1 = Ready 0 DVI_DET_EN DVI detection data enable Default: 0000 0000B 0x01B 2006-02-09 DVI Control 4 76 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-0 Name Description DVI_DET_DATA DVI detection data [7:0] Default: 0000 0000B 0x01C Bits Name 7-0 DVI_CLK_DLY Default: 0000 0000B 0x01D DVI Control 5 R/W Description Control the delay of recovered clock DVI Control 6 R/W Bits Name Description 7 DVI_CLK_DLY_EN Enable the delay of recovered clock 6-0 DVI_PLL_BW Bandwidth control of PLL Default: 0001 1111B 0x01E Bits Name 7-0 DVI_EQ_DATA Default: 0111 1000B 2006-02-09 DVI Control 7 R/W Description Equalizer bias current control 77 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9.3. Pre-Pattern Control 0x01F Bits 7 6 5 4 3-0 Pre-Pattern Control R/W Name PRE_PATT_EN Description Pre-Pattern Enable. 0 = Disable 1 = Enable PRE_INV Pre-Pattern Data invert 0 = Normal 1 = Invert the RGB Data PRE_CBAR_EN Paste a Cross Bar on the built-in Pre-pattern and the Bar’s gray level is controlled via CBAR_FG[7:0] register (0x15A) 0 = Disable 1 = Enable PRE_PATT_BK Built-in pre-pattern bank Select 0 = Bank 0 1 = Bank 1 PRE_PATT_SEL Select built-in pre-pattern type [3:0] Pattern number = 0~7 If PRE_PATT_BK = Bank 0 0000 = Reserved 0001 = Dot Moiré 0010 = Vertical Line Moire (1B1W) 0011 = Vertical Line Moire (2B1W) 0100 = Vertical Line Moire (2B2W) 0101 = 256 V_Gray Bar 0110 = 256 H_Gray Bar 0111 = Horizontal Line Moire (1B1W) 1000 = Horizontal Line Moire (2B1W) 1001 = Horizontal Line Moire (2B2W) 1010 = Chat Pattern 1011 = White Pattern 11xx = Rectangular pattern, outline width is defined by xx bits. 00 = 1 pixel 01 = 3 pixels 10 = 5 pixels 11 = 7 pixels If PATT_BK = Bank 1 0000 = Black pattern 0001~1111 = Reserved Default: 0000 0000B 9.4. Graphic Port Control ADC/TMDS/Digital input source selection Clamp pulse Interlace decision window Mask window Capture window 2006-02-09 78 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 General Control 0x020 Graphic Port Control R/W Bits 7 Name Description GI_VSYNC_EDGE Select the V sync referenced edge. 0 = Leading edge 1 = Trailing edge 6 GI_IFLD_INV Invert the internal field reference signal for data merging priority 0 = Normal 1 = Invert 5 GI_MKWIN_EN Mask Window Enable. When GI_MKWIN_EN =1, GI_HMASK_BEG, GI_HMASK_END, GI_VMASK_BEG and GI_VMASK_END are used to set the window around the HSYNC and VSYNC during which the captured data is 0x000 and auto tune is ignored. This filters out noise occurring on the RGB channels around the HSYNC and VSYNC pulse. 0 = Disable 1 = Enable 4 GI_WRAP_SEL Wrap around method select. 0 = Wrap around 1 = Wrap black 3 GI_HSYNC_EDGE Select the H sync referenced edge. 0 = Leading edge 1 = Trailing edge 2 GI_INTE_EN Interlaced input enable. When GI_INTE_EN =1, the field status is reference to internal field detector. 0 = Non-interlaced 1 = Interlaced 1 GI_SRC_SEL Graphic input source select 0 = ADC 1 = TMDS/Digital 0 GI_CAP_EN Graphic input capture enable 0 = Disable 1 = Enable Default: 0000 0000B 0x021 Clamp Pulse Begin Bits 7 Name CLAMP_EDG 6 CLAMP_POL 5-0 CLAMP_BEG [5:0] R/W Description Clamp Pulse Reference Edge 0 = GHS rising edge 1 = GHS falling edge Clamp Pulse Polarity. 0 = Active Low 1 = Active High Clamp Pulse Begin. (Unit 4xCLP_REFCLK) CLAMP_BEG =5, means waiting 5 x 4CLP_REFCLK after GHS edge to begin the pulse. Default: 0000 0000B 0x022 Bits 7 Clamp Pulse Width Name CLAMP_EN 2006-02-09 R/W Description Clamp Pulse Enable 0 = Disable 79 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6 CLP_CLK_SEL 5-0 CLAMP_WID [5:0] Default: 0000 1111B 0x023 Bits 7 6 5 4 3 2 1 0 1 = Enable Clamp Pulse Reference clock (CLP_REFCLK = Capture Clock) Select 0 = CLP_REFCLK 1 = 2 x CLP_REFCLK Clamp Pulse Width.(unit 4xCLP_REFCLK) CLAMP_WID =5, means pulse width being 6 x 4CLP_REFCLK wide. Digital Port Input Control R/W Name Description YPbPr_EN YPbPr Input Enable CLAMP_SOURCE Clamp source select. 0 = selects Row Hs to be used for clamping. 1 = selects Sync Separated Hsync to be used for clamping. HS_DEJITTER_EN For TMDS input mode, This bit enables/disable the HSYNC De-jitter function. 0 = Disable 1 = Enable DEJITTER_RST For TMDS input mode, De-jitter reset 0 = Normal 1 = Reset HCAP_DE_EN For TMDS input mode, active data is enclosed by DE signal. Hardware can automatically capture the first data and bypass the setting of capture begin registers (0x034~0x035). This bit is effective if DVI_SYNC_SEL=1 (0x192 bit 7). 0 = According to horizontal capture registers 1 = According to DE signal DVI_DE_INV SYNC_SEL DVI DE auto detection control Sync processor input path selection 0: Graphic 1: Video Default: 0000 0000B 0x024 ADCLK Delay Control Bits Name 7-0 3-0 Default: 0000 0000B Description Reserved Reserved 0x025 ADCLK Delay & Invert Control Bits 6 Name CLKI_INV 5 4 3-0 CLKI_DLY R/W R/W Description Internal data latch clock invert 0 = Normal 1 = Invert Reserved Reserved Internal data latch clock delay (0.5nS/step) 0~15 step Default: X000 0000B 2006-02-09 80 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x026 Data Delay & Swap Control R/W Bits 7 6 5 Name Description CLAMP_MASK_EN Clamping pulse mask enable Reserved CAP_RB_SWAP Capture R/B channel swap 0 = Normal 1 = Swap 4 Reserved 3 Reserved 2 CAP_BIT_SWAP Capture data bit swap D7-D0 -> D0-D7 0 = Normal 1 = Swap 1 Reserved 0 CAP_DATA_DLY Capture data delay 0 = Normal 1 = Delay 1 ADCLK Default: 0000 0000B 0x027 Vsync and DE Delay Bits 6-4 Name GI_DEDLY [2:0] 3-0 GI_VSDLY [3:0] R/W Description Delay the graphic port internal DE pulse by input pixel clock to avoid the unmatched data phase -4~+3 pixel clocks delay Delay the graphic port VSYNC pulse by input pixel clock to avoid the confusion of 1st HSYNC recognized following VSYNC leading edge. 0~15 pixel clocks delay Default: X011 0001B 0x028 Hsync edge detection control 1 Bits Name 7-6 5-4 3-2 1 0 Default: 0000 0000B Description Reserved Reserved Reserved Reserved Reserved 0x029 Hsync edge detection control 2 Bits Name 7 6 5-4 3 2 1-0 Default: 0000 0000B Description Reserved Reserved Reserved Reserved Reserved Reserved Mask Window Define 0x02A Horizontal Mask Window Begin Bits Description Name 2006-02-09 81 R/W R/W R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-0 GI_HMASK_BEG [7:0] Horizontal Mask Window Begin. When GI_MKWIN_EN =1, this register sets the number of clocks after the referenced edge of the HSYNC pulse in which the captured data is ‘0x00’ and the auto-tune starts outside this window. Default: 0000 0000B 0x02B Bits 7-0 Horizontal Mask Window End Name GI_HMASK_END [7:0] R/W Description Horizontal Mask Window End. When GI_MKWIN_EN =1, this register sets the number of clocks before the referenced edge of the HSYNC pulse in which the captured data is ‘0x00’ and the auto-tune stops. Default: 0000 0000B 0x02C Bits 7-0 Vertical Mask Window Begin Name GI_VMASK_BEG [7:0] R/W Description Vertical Mask Window Begin. When GI_MKWIN_EN =1, this register sets the number of lines after the referenced edge of the VSYNC pulse in which the captured data is ‘0x00’ and auto-tune starts outside this window. Default: 0000 0000B 0x02D Bits 7-0 Vertical Mask Window End Name GI_VMASK_END [7:0] R/W Description Vertical Mask Window End. When GI_MKWIN_EN =1, this register sets the number of lines before the referenced edge of the VSYNC pulse in which the captured data is ‘0x00’ and the auto-tune stops. Default: 0000 0000B CAP_VLEN CAP_HWID HS VS CAP_VBEG CAP_HBEG Active Capture Window Control Figure 9.4-1 Capture Window Control 0x02E Capture Vertical Begin for Odd Field -lo Bits 7-0 Name GI_CAP_VBEGO 2006-02-09 R/W Description Vertical Capture Begin for Odd Field. GI_CAP_VBEGO indicates how 82 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 [7:0] many lines to wait after referenced edge of VSYNC before starting image capture. GI_CAP_VBEGO =3, means waiting 3 lines to begin capture. This register is double-buffered. Default: 0000 0000B 0x02F Capture Vertical Begin for Odd Field -hi Bits 2-0 Name GI_CAP_VBEGO [10:8] Default: XXXX X000B Description MSB of GI_CAP_VBEGO. This register is double-buffered. 0x030 Capture Vertical Begin for Even Field -lo Bits 7-0 Name GI_CAP_VBEGE [7:0] R/W R/W Description Vertical Capture Begin for Even Field. GI_CAP_VBEGE indicates how many lines to wait after referenced edge of VSYNC before starting image capture. GI_CAP_VBEGE =3, means waiting 3 lines to begin capture. This register is double-buffered. Default: 0000 0000B 0x031 Capture Vertical Begin for Even Field -hi Bits 2-0 Name GI_CAP_VBEGE [10:8] Default: XXXX X000B Description MSB of GI_CAP_VBEGE. This register is double-buffered. 0x032 Capture Vertical Length -lo Bits 7-0 Name GI_CAP_VLEN [7:0] R/W R/W Description Vertical Capture Length. GI_CAP_VLEN indicates how many lines to capture. GI_CAP_VLEN = 3, means capturing 3 lines. This register is double-buffered. Default: 0000 0000B 0x033 Capture Vertical Length –hi Bits 2-0 Name GI_CAP_VLEN [10:8] Default: XXXX X000B Description MSB of GI_CAP_VLEN. This register is double-buffered. 0x034 Capture Horizontal Begin –lo Bits 7-0 Name GI_CAP_HBEG [7:0] R/W R/W Description Horizontal Capture Begin. GH_CAP_HBEG indicates how many pixels to wait after referenced edge of HSYNC before starting image capture. GH_CAP_HBEG =3, means waiting 3 pixels to begin capture. This register is double-buffered. Default: 0000 0000B 0x035 Capture Horizontal Begin –hi Bits 3-0 Description MSB of GI_CAP_HBEG. This register is double-buffered. Name GI_CAP_HBEG [11:8] Default: XXXX 0000B 2006-02-09 83 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x036 Bits 7-0 Capture Horizontal Width –lo Name GI_CAP_HWID [7:0] R/W Description Horizontal Capture Width. GI_CAP_HWID indicates how many pixels to capture. GI_CAP_HWID = 3, means capturing 3 pixels. This register is double-buffered. Default: 0000 0000B 0x037 Capture Horizontal Width –hi Bits 3-0 Name GI_CAP_HWID [11:8] Default: XXXX 0000B Description MSB of GI_CAP_HWID. This register is double-buffered. 0x038 Alternate sampling control Bits 3 2 1 Name DE_MK_EN CLK_MK_EN GI_ALT_INV 0 GI_ALT_EN R/W R/W Description For TMDS mask DE Mode enable Capture clock mask enable The alternate sampling reference frame signal polarity control 0 = Active Low 1 =Active High Input alternate sampling enable. This bit should be enabled for input graphic pixel rate lager than SXGA@75Hz, . 0 = Disable 1 = Enable Default: XXXX XX00B 0x039 Bits 7-0 Clock mask window control Name CLK_MASK_WID R/W Description Clock mask width. When CLK_MK_EN =1, this register sets the number of clocks after the internal de signal. Unit: 2 ADC sample clock 0x03A~0x03B Reserved Bits Name 7-0 Default: XXXX XXXXB Description 0x03C DVI Input Horizontal Active Width-lo Bits 7-0 Name DVI_CAP_HWID [7:0] Default: 0000 0000B Description The active window horizontal width. The value is valid only for DVI interface is enabled and the SYNC input source is from DVI DE signal 0x03D DVI Input Horizontal Active Width-hi Bits 3-0 Name DVI_CAP_HWID [11:8] Default: XXXX 0000B 0x03E Description MSB of DVI_CAP_HWID Bits Description Name 2006-02-09 R/W R R DVI Input Vertical Active Length-lo 84 R Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-0 DVI_CAP_VLEN [7:0] Default: 0000 0000B The active window vertical length. The value is valid only for DVI interface is enabled and the SYNC input source is from DVI DE signal 0x03F DVI Input Vertical Active Length-hi Bits 2-0 Description MSB of DVI_CAP_VLEN Name DVI_CAP_VLEN [10:8] Default: XXXX X000B 2006-02-09 85 R Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9.5. Video Port Control General Control 0x040 Bits Name 7 6:5 VI_BT656_EN 4 UV_SWAP 3 YUV_PORT_SEL 2 EXFLD_EN 1 VI_INTE_EN 0 VI_CAP_EN Video Port Control 1 R/W Description Reserved When Video port is active, select between 8-bit wide or 16-bit wide data capture. 00 = Reserved 01 = Reserved 1X = 8-bit wide BT656 processing from Video Port (YUV0 / YUV1) Swap the order of received UV data. 0 = Normal 1 = Swap YUV input port selection. 0 = YUV0 (Located from Pin55~62) 1 = YUV1 (Located from Pin30~37) Select field indicator source. When VI_INTE_EN =1, this bit is in effect. 0 = From internal field detector 1 = From external EX_FIELD pin Interlaced input enable. When VI_INTE_EN =1, the field status is reference to internal field detector or external EXFLD input signal. 0 = Non-interlaced 1 = Interlaced Input capture enable 0 = Disabled 1 = Enabled Default: X000 0000B 0x041 Video Port Control 2 R/W Bits Name Description 5 VI_CAP_656_AUTO For BT656 mode, when VI_CAP_656_AUTO = “1”. Hardware referee to the setting of capture registers to capture the active data 0 = Disable 1 = Enable 4 VI_MKWIN_EN Mask Window Enable. When GI_MKWIN_EN =1, GI_HMASK_BEG, GI_HMASK_END, GI_VMASK_BEG and GI_VMASK_END are used to set the window around the HSYNC and VSYNC during which the captured data is 0x00 and auto tune is disabled. This filters out noise occurring on the RGB channels around the HSYNC and VSYNC pulse. 0 = Disable 1 = Enable 3 VI_WRAP_SEL Wrap around method select 0 = Wrap around 1 = Wrap black 2 VI_SYNC_EDGE Select the H/V sync reference edge. 0 = Leading edge 1 = Trailing edge 1 VCAP_656_EN For BT656 mode, active data is enclosed by SAV/EAV code. Hardware can automatically capture the active data and bypass the setting of capture registers except the Horizontal Capture Width. 2006-02-09 86 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0 HCAP_656_EN 0 = According to vertical capture registers 1 = According to SAV/EAV code For BT656 mode, active data is enclosed by SAV/EAV code. Hardware can automatically capture the active data and bypass the setting of capture registers except the Horizontal Capture Width. 0 = According to horizontal capture registers 1 = According to SAV/EAV code Default: XX00 0000B 0x042 Polarity Control Bits 5 Name VI_656CLK_INV 4 VI_IFLD_INV 3 VI_601CLK_INV 2 1 0 Default: XX00 0X00B 0x043 Bits 3-0 R/W Description Invert the polarity of CLK for internal BT656 data processing unit 0 = Normal 1 = Invert Invert the internal field reference signal for data merging priority 0 = Normal 1 = Invert Invert the polarity of CLK for internal ITU601 data processing unit 0 = Normal 1 = Invert Reserved Reserved Reserved VSYNC Delay Name VI_VSDLY [3:0] R/W Description Delay the video port VSYNC pulse by input pixel clock to avoid the confusion of 1st HSYNC recognized following VSYNC trailing edge. 0~15 pixels delay Default: XXXX 0001B Mask Window Define 0x047 Bits 7-0 Name VI_HMASK_BEG [7:0] Horizontal Mask Window Begin R/W Description Horizontal Mask Window Begin. When VI_MKWIN_EN =1, this register sets the number of clocks after the referenced edge of the HSYNC pulse in which the captured data is ‘0x00’ and the auto-tune starts outside this window. Default: 0000 0000B 0x048 Bits 7-0 Horizontal Mask Window End Name VI_HMASK_END [7:0] R/W Description Horizontal Mask Window End. When VI_MKWIN_EN =1, this register sets the number of clocks before the referenced edge of the HSYNC pulse in which the captured data is ‘0x00’ and the auto-tune stops. Default: 0000 0000B 0x049 Bits 7-0 Vertical Mask Window Begin Name VI_VMASK_BEG 2006-02-09 R/W Description Vertical Mask Window Begin. When VI_MKWIN_EN =1, this register sets 87 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 [7:0] the number of lines after the referenced edge of the VSYNC pulse in which the captured data is ‘0x00’ and auto-tune starts outside this window. Default: 0000 0000B 0x04A Bits 7-0 Vertical Mask Window End Name VI_VMASK_END [7:0] R/W Description Vertical Mask Window End. When VI_MKWIN_EN =1, this register sets the number of lines before the referenced edge of the VSYNC pulse in which the captured data is ‘0x00’ and the auto-tune stops. Default: 0000 0000B 9.6. Color space conversion Control Color Transfer Equation R = Y601 + COEFA*(Cr-128)/512 G = Y601 – COEFB*(Cr-128)/ 512 – COEFC*(Cb-128)/ 512 B = Y601 + COEFD*(Cb-128)/ 512 SDTV R = Y601 + 1.371(Cr-128) G = Y601 – 0.698(Cr-128) – 0.336(Cb-128) B = Y601 + 1.732(Cb-128) HDTV R = Y709 + 1.540(Cr-128) G = Y709 – 0.459(Cr-128) – 0.183(Cb-128) B = Y709 + 1.816(Cb-128) Color Transfer Coefficient 0x04B Color Transfer Coefficient A -lo Bits 7-0 Name COEFA [7:0] Default: 1011 1110B Description Video YUV/YPbPr to RGB Color Transfer Coefficient. 0~1023 0x04C Color Transfer Coefficient A -hi Bits 1-0 Name COEFA [9:8] Default: XXXX XX10B Description MSB of COEFA 0x04D Color Transfer Coefficient B -lo Bits 7-0 Name COEFB [7:0] Default: 0110 0101B Description Video YUV/YPbPr to RGB Color Transfer Coefficient. 0~1023 0x04E Color Transfer Coefficient B -hi Bits 1-0 Name COEFB 2006-02-09 R/W R/W R/W R/W Description MSB of COEFB 88 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 [9:8] Default: XXXX XX01B 0x04F Color Transfer Coefficient C -lo Bits 7-0 Name COEFC [7:0] Default: 1010 1100B Description Video YUV/YPbPr to RGB Color Transfer Coefficient. 0~1023 0x050 Color Transfer Coefficient C -hi Bits 1-0 Name COEFC [9:8] Default: XXXX XX00B Description MSB of COEFC 0x051 Color Transfer Coefficient D -lo Bits 7-0 Name COEFD [7:0] Default: 0111 0111B Description Video YUV/YPbPr to RGB Color Transfer Coefficient. 0~1023 0x052 Color Transfer Coefficient D -hi Bits 1-0 Description MSB of COEFD Name COEFD [9:8] Default: XXXX XX11B R/W R/W R/W R/W 9.7. Video Port Capture Control Capture Window Control 0x053 Bits 7-0 Name VI_CAP_VBEGO [7:0] Vertical Capture Begin for Odd Field -lo R/W Description ODD Field Vertical Capture Begin. VI_CAP_VBEGO indicates how many lines to wait after referenced edge of VSYNC before starting image capture. VI_CAP_VBEGO =3, means waiting 3 lines to begin capture. This register is double-buffered. Default: 0000 0000B 0x054 Vertical Capture Begin for Odd Field -hi Bits 2-0 Name VI_CAP_VBEGO [10:8] Default: XXXX X000B 0x055 Bits 7-0 Description MSB of VI_CAP_BEG. This register is double-buffered. Vertical Capture Begin for Even Field -lo Name VI_CAP_VBEGE [7:0] R/W R/W Description Even Field Vertical Capture Begin. VI_CAP_VBEGE indicates how many lines to wait after referenced edge of VSYNC before starting image capture. VI_CAP_VBEGE =3, means waiting 3 lines to begin capture. This register is double-buffered. Default: 0000 0000B 2006-02-09 89 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x056 Vertical Capture Begin for Even Field -hi Bits 2-0 Name VI_CAP_VBEGE [10:8] Default: XXXX X000B 0x057 Bits 7-0 Description MSB of VI_CAP_VBEGE. This register is double-buffered. Vertical Capture Length -lo Name VI_CAP_VLEN [7:0] R/W R/W Description Vertical Capture Length. VI_CAP_VLEN indicates how many lines to capture. VI_CAP_VLEN =3, means capturing 3 lines. This register is double-buffered. Default: 0000 0000B 0x058 Vertical Capture Length -hi Bits 2-0 Name VI_CAP_VLEN [10:8] Default: XXXX X000B 0x059 Bits 7-0 Description MSB of VI_CAP_VLEN. This register is double-buffered. Horizontal Capture Begin -lo Name VI_CAP_HBEG [7:0] R/W R/W Description Horizontal Capture Begin. VI_CAP_HBEG indicates how many pixels to wait after referenced edge of HSYNC before starting image capture. VI_CAP_HBEG =3, means waiting 3 pixels to begin capture. This register is double-buffered. Default: 0000 0000B 0x05A Horizontal Capture Begin -hi Bits 3-0 Name VI_CAP_HBEG [11:8] Default: XXXX 0000B 0x05B Bits 7-0 Description MSB of VI_CAP_HBEG. This register is double-buffered. Horizontal Capture Width -lo Name VI_CAP_HWID [7:0] R/W R/W Description Horizontal Capture Width. VI_CAP_HWID indicates how many pixels to capture. VI_CAP_HWID = 3, means capturing 3 pixels. This register is double-buffered. Default: 0000 0000B 0x05C Horizontal Capture Width -hi Bits 3-0 Name VI_CAP_HWID [11:8] Default: XXXX 0000B Description MSB of VI_CAP_HWID This register is double-buffered. 0x05D~0x05F Reserved Bits Name 7-0 Default: XXXX XXXXB Description 2006-02-09 R/W R/W 90 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9.8. Back End Image Processing Back-end offset control Back-end gain control Back-end sharpness and smooth control 0x060 Back-end Horizontal Sharpness Bits 7 6 5 4 Name R/W Description Reserved Graphic horizontal adaptive sharpness adjusting. 0 = Disable 1 = Enable HPLL test control Graphic horizontal back-end smooth and sharpness select. 0 = sharpness 1 = smooth Graphic horizontal back-end sharpness/smooth adjusting. 16 steps BK_H_ASRP BK_H_SRPSMO 3-0 BK_H_SRP [3:0] Default: X000 0000B 0x061 Color Channel Select Bits 3 2 Name GAIN_DITH_EN GAIN_DITH_MODE 1-0 BK_CH_SEL [1:0] R/W Description Gain dithering enable Gain dithering mode 0 = Static dithering 1 = Random dithering Select color channel for offset and gain adjusting. 00 = R/G/B 01 = R 10 = G 11 = B Default: XXXX 0000B 0x062 Bits 7-0 Back-end Offset Name BK_OFFSET [7:0] R/W Description Back-end offset adjusting. -128~127 in 2’s complement Display color = (Original value * GAIN) +OFFSET Default: 0000 0000B 0x063 Back-end Gain Bits 7-0 Name BK_GAIN [7:0] Default: 1000 0000B 0x064 Bits R/W Description Back-end gains adjusting. 0/128~255/128 Interpolation Control Name 2006-02-09 R/W Description 91 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-5 TEXT_EN [2:0] 4-3 V_INTE_TYPE [1:0] 2-0 H_INTE_TYPE [2:0] Select the Text Mode type 000 = Normal Mode 001 = Level 1 Text Mode 010 = Level 2 Text Mode 011 = Level 3 Text Mode 1xx = Reserved Select the Vertical interpolation type 00 = DSP (2-pixel) 01 = Bi-linear (2-pixel) 10 = Duplicate (2-pixel) 11 = Reserved Select the Horizontal interpolation type 000 = Advanced DSP (4-pixel) 001 = Bi-linear (2-pixel) 010 = Duplicate (2-pixel) 011 = DSP (2-pixel) 100 = DSP (4-pixel) 101, 110, 111 = Reserved Default: 0000 0000B 0x065 Bits 7 6 5 4 Gamma Control R/W Name GAMMA_EN Description Gamma Table Enable, When GAMMA_EN = 1, the Gamma Table can’t read or write by host interface. When GAMMA_EN = 0 the display is bypass the Gamma table. 0 = Disable 1 = Enable TBL_8_10B_SEL Used 8 bit gamma table or 10 bit gamma table for read/write 0 = 10 Bit Access 1 = 8 Bit Access BFW2_GAMMA_EN Bright frame window 2 Gamma Table Enable 0 = Disable 1 = Enable BFW1_GAMMA_EN Bright frame window 1 Gamma Table Enable 0 = Disable 1 = Enable 3-0 Default: 00XX XXXXB 0x066 Bits 7-6 5 Back-end Vertical Sharpness Name R/W Description V_INTE_SHIFT_EN Vertical Interpolation shift enable 0 = Disable 1 = Enable 4 Reserved 2-0 BK_V_SRP Graphic vertical back-end sharpness adjusting. [2:0] 8 steps Default: XXXX X000B 0x067 2006-02-09 Reserved R/W 92 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits Name 7-0 Default: XXXX XXXXB Description 9.9. Noise Reduction Filter Control 0x068 Noise Reduction Filter Control Bits 7 6 Name 5 NR_ROUND 4 NR_EDGE_DET 3 2-0 NR_TYPE NR2_EN R/W Description Reserved Second Noise Reduction enable 0 = Disable 1 = Enable Noise Reduction round calculation enable 0 = Disable 1 = Enable Noise Reduction edge detection enable 0 = Disable 1 = Enable Reserved Select the Noise Reduction Filter type 000 = Normal Mode (NR disable) 001 = Mode 1 010 = Mode 2 011 = Mode 3 1xx = Reserved Default: XX00 0000B 0x069 Bits 7-4 Name NR_EDGE_THR [3:0] 3-0 NR_THR [3:0] Default: 0000 0000B 0x06A Bits 7-6 Name JC_MAX_TYPE 5 4 JC_EN 3-0 JC_LEVEL [3:0] Default: 0000 0001B 2006-02-09 Noise Reduction threshold R/W Description Edge Threshold of the noise reduction filter adjusting. Threshold of the noise reduction filter adjusting. Jitter Correction Control R/W Description Jitter Correction max type selection 00 = 1 frame 01 = 2 frame 10 = 4 frame 11 = Adaptive mode Reserved Jitter Correction Enable 0 = Disable 1 = Enable Jitter Correction Level 93 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x06B Bits 7-6 5 4 3-0 Seconded Noise Reduction threshold Name NR3_EN NR2_THR [3:0] Default: 0000 0000B R/W Description Reserved Third Noise Reduction enable Threshold of the seconded noise reduction filter adjusting. 0x06C Vertical Interpolation shift offset R/W Bits Name Description 7-0 V_INTE_SHIFT_OFFSET Default: 0000 0000B 0x06D Reserved Bits Name 7-0 Default: 0000 0000B 0x06E R/W Description Reserved Bits Name 7-0 Default: 0000 0000B 0x06F R/W Description Reserved Bits Name 7-0 Default: 0000 0000B R/W Description 9.10. General Purpose Input Output (GPIO) 0x070 GPIO Port Control Bits 5 Name PWMB_EN 4 PWMA_EN 3 2 Default: XX00 00XXB 0x071 Bits 5 4 3 2 1 R/W Description PWMB output enable (open-drain) 0 = Disable 1 = PWMB Enable PWMA output enable (open-drain) 0 = Disable 1 = PWMA Enable Reserved Reserved GPIO Output / Input Data Name 2006-02-09 R/W Description 94 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0 Default: XX00 0000B 0x072 Bypass Sync Control Bits 4 Name BP_HSYNC_EN 3 2 REFCKO_EN 1 BP_HSYNC_SEL 0 BP_VSYNC_EN R/W Description This bit is used to Bypass the Hsync from pin to INT_HSO 0 = Disable 1 = Enable Reserved Reference clock output enable 0 = Disable 1 = Enable When BP_SYNC_EN = “1”, this bit is used to select the output source. 0 = From the internal normal Hsync (RAW_HS) 1 = From the internal SOG Sync (SOG_HS) This bit is used to Bypass the sync from pin to INT_VSO 0 = Disable 1 = Enable Default: XXXX 0100B 0x073 GPIO Data Direction Bits Name 5 4 3 2 1 0 Default: XX00 0000B Description R/W 9.11. PWM Output Frequency programmable Duty cycle programmable PWM_HCNT PWM_LCNT PWM_CLK When clock source select from reference clock F PWM_CLK F REFCLK (PWM_DIV 1 PWM_DIV 2 ) When clock source select from Display Hsync F PWM_CLK F DISP _ HS (PWM_DIV 1 PWM_DIV 2 ) 2006-02-09 95 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 F PWM_CLK (PWM_HCNT PWM_LCNT) PWM _ HCNT Duty ( PWM_HCNT PWM_LCNT ) Duty F PWM_CLK PWM _ HCNT F PWM (1 Duty ) F PWM_CLK PWM _ LCNT F PWM F PWM PWM_HCNT 0 0 1~255 1~255 PWM_LCNT 0 1~255 0 1~255 0x074 PWM Output Tri-state DC ‘0’ DC ‘1’ PWM pulse PWMA Low Period Counter Bits 7-0 Name PWMA_LCNT [7:0] Default: 0000 0000B 0x075 Description PWMA pulse low period counter value. Double-buffered. PWMA High Period Counter Bits 7-0 Name PWMA_HCNT [7:0] Default: 0000 0000B 0x076 Name PWMB_LCNT [7:0] Default: 0000 0000B 0x077 Bits 7-0 Name PWMB_HCNT [7:0] Default: 0000 0000B Description PWMB pulse high period counter value. Double-buffered. 0x078~0x07D Reserved Bits Name 7-0 Default: XXXX XXXXB Description Bits R/W Description PWMB pulse low period counter value. Double-buffered. PWMB High Period Counter 0x07E R/W Description PWMA pulse high period counter value. Double-buffered. PWMB Low Period Counter Bits 7-0 R/W R/W R/W PWM Control 1 Name 2006-02-09 R/W Description 96 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7 PWMB_VS_LOCK 6-5 PWMB_DIV1 [1:0] 4 PWMB_CLK 3 PWMA_VS_LOCK 2-1 PWMA_DIV1 [1:0] 0 PWMA_CLK PWMB counter lock to display vertical sync 0 = Roll PWM counter over continuously 1 = Load PWM on Display VS (DISP_VS) leading edge First divider-- PWMB clock divide of the selected clock by 00 = 1; 01 = 2; 10 = 4; 11 = 8; when PWMB_DVI2 = “00”b 00 = 16; 01 = 32;10 = 64; 11 = 128; when PWMB_DVI2 = “01”b 00 = 256; 01 = 512;10 = 1024; 11 = 2048; when PWMB_DVI2 = “10”b 00 = 4096; 01 = 8192; 10 = 16384; 11 = 16384; when PMB_DVI2 = “11”b PWMB clock source select 0 = Reference Clock 1 = Display HS (DISP_HS) PWMA counter lock to display vertical sync 0 = Load PWM counter when high period counter 1 = Load PWM on Display VS (DISP_VS) leading edge First divider-- PWMA clock divide of the selected clock by 00 = 1; 01 = 2; 10 = 4; 11 = 8; when PWMA_DVI2 = “00”b 00 = 16; 01 = 32;10 = 64; 11 = 128; when PWMA_DVI2 = “01”b 00 = 256; 01 = 512;10 = 1024; 11 = 2048; when PWMA_DVI2 = “10”b 00 = 4096; 01 = 8192; 10 = 16384;11=16384; when PWMA_DVI2 = “11”b PWMA clock source select 0 = Reference Clock 1 = Display HS (DISP_HS) Default: 0000 0000B 0x07F PWM Control 2 Bits 7 Name PWMB_VSRESET 6 PWMA_VSRESET 5-4 3-2 PWMB_ DIV2 1-0 PWMA_DIV2 [1:0] R/W Description PWMB reset counter on DSIP_VS leading edge 0 = Roll PWMB counter over continuously 1 = Reset PWMB on DISP_VS leading edge PWMA reset counter on DSIP_VS leading edge 0 = Roll PWMA counter over continuously 1 = Reset PWMA on DISP_VS leading edge Reserved Second divider--PWMB clock divide of the selected clock by 00 = 1; 01 = 16 10 = 512; 11 = 4096 Second divider--PWMA clock divide of the selected clock by 00 = 1; 01 = 16 10 = 512; 11 = 4096 Default: 0000 0000B 9.12. On Screen Display Registers OSD Control 0x080 Bits 7 OSD and Window Enable Control Name ROT_EN 2006-02-09 R/W Description Rotation control. 97 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6 FLIP_EN 5 MIR_EN 4 WIN4_EN 3 WIN3_EN 2 WIN2_EN 1 WIN1_EN 0 OSD_EN 0: Normal 1: Rotated Flip control 0: No flip 1: Flip ON Mirror control 0: No mirror 1: Mirror ON Enable Window 4 0: Disable 1: Enable Enable Window 3 0: Disable 1: Enable Enable Window 2 0: Disable 1: Enable Enable Window 1 0: Disable 1: Enable Enable OSD 0: Disable 1: Enable Default: 0000 0000B 0x081 OSD Frame Horizontal Start - Low byte Bits 7-0 Name OSD_HS [7:0] Default: 0000 0000B 0x082 Bits 7-4 3-0 Description OSD frame horizontal start low byte [7:0]. Specifies the horizontal starting position of the OSD in pixel units. This register is double-buffered. OSD Frame Horizontal Start - High Byte Name OSD_HS [11:8] R/W R/W Description Reserved OSD frame horizontal start high byte [11:8]. Specifies the horizontal starting position of the OSD in pixel units. This register is double-buffered. Default: XXXX 0000B 0x083 Bits 7 5-0 OSD Frame Horizontal Width Name OSD_HW [5:0] Default: XX00 0000B 0x084 Bits 7-0 Name OSD_VS [7:0] Default: 0000 0000B 2006-02-09 R/W Description Reserved Specifies the width of the OSD in font units. Range: 0~ 63 (OSD display width = 1~64) OSD Frame Vertical Start Low byte R/W Description OSD frame vertical start low byte [7:0]. Specifies the vertical starting position of the OSD in line units. This register is double-buffered. 98 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x085 Bits 7-3 2-0 OSD Frame Vertical Start High byte Name OSD_VS [10:8] Default: XXXX X000B 0x086 Bits 7-5 4-0 Description Reserved OSD frame vertical start high byte [10:8]. Specifies the vertical starting position of the OSD in line units. This register is double-buffered. OSD Frame Vertical Height Name OSD_VH [4:0] Default: XXX0 0000B 0x087 R/W R/W Description Reserved Specifies the height of the OSD in font units. Range: 0~31 (OSD display height = 1~32) OSD Shift Row Offset R/W Bits 4-0 Name Description OSD_SHIFT_ROW Specifies the row of the OSD shift offset. Range: 0~31 Default: X000 0000B 0x088 Bits 7-0 OSD One Bit Font Address - Low Byte Name FONT1B_ADDR [7:0] R/W Description OSD one bit per pixel programmable font start address high byte [7:0]. Specifies the start address for the On-Chip programmable font. Default for this 12 bit register = 1000 (dec) Default: 1110 1000B 0x089 Bits 3-0 OSD One bit Font Address - High Byte Name FONT1B_ADDR [11:8] R/W Description OSD one bit per pixel programmable font start address high byte [11:8]. Specifies the start address for the On-Chip programmable font Default for this 12 bit register = 1000 (dec) Default: XXXX 0011B 0x08A Bits 7-0 OSD Two Bit Font Address - Low Byte Name FONT2B_ADDR [7:0] R/W Description OSD two bit per pixel programmable font start address high byte [7:0]. Specifies the start address for the On-Chip programmable font. Default for this 12 bit register = 2656 (dec) Default: 0110 0000B 0x08B Bits 3-0 OSD Two Bit Font Address - High Byte Name FONT2B_ADDR [11:8] R/W Description OSD two bit per pixel programmable font start address high byte [11:8]. Specifies the start address for the On-Chip programmable font Default for this 12 bit register = 2656 (dec) Default: XXXX 1010B 0x08C Bits OSD Four Bit Font Address - Low Byte Name 2006-02-09 R/W Description 99 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-0 FONT4B_ADDR [7:0] OSD four bit per pixel programmable font start address high byte [7:0]. Specifies the start address for the On-Chip programmable font. Default for this 12 bit register = 3808 (dec) Default: 1110 0000B 0x08D Bits 3-0 OSD Four Bit Font Address - High Byte Name FONT4B_ADDR [11:8] R/W Description OSD four bit per pixel programmable font start address high byte [11:8]. Specifies the start address for the On-Chip programmable font Default for this 12 bit register = 3808 (dec) Default: XXXX 1110B OSD Fade in/out Control 0x08E OSD Fade-in / Fade-out Step Bits 7-4 Name FAD_V_STEP [3:0] 3-0 FAD_H_STEP [3:0] Default: 0000 0000B Description OSD Vertical side Fade-in / Fade-out Step (4 pixel/step) 0~15 step OSD Horizontal side Fade-in / Fade-out Step (4 pixel/step) 0~15 step 0x08F OSD Fade-in / Fade-out Frequency Bits 7 Name FAD_EN 6-4 FAD_VFREQ [2:0] 3-0 FAD_HFREQ [3:0] Default: 0000 0000B R/W R/W Description Fade-in / Fade-out function enable. 0: Fade-in / Fade-out disable 1: Fade-in / Fade-out enable OSD Fade-in / Fade-out Vertical Frequency for every step OSD Fade-in / Fade-out Horizontal Frequency for every step OSD Zoom Control 0x090 OSD Zoom Control Bits 7-4 3 Name 2 HROW_ZMEN 1 VGLOB_ZMEN 0 HGLOB_ZMEN VROW_ZMEN 2006-02-09 R/W Description Reserved Vertical Row Zoom Enable; Vertical zoom for all characters in one row defined in Reg 0x09A ~ 0x09D. 0: Disable 1: Enable. Horizontal Row Zoom Enable; Horizontal zoom for all characters in one row defined in Reg 0x096 ~ 0x099. 0: Disable 1: Enable. Vertical Global Zoom Enable; Vertical zoom for all characters in OSD frame. 0: Disable 1: Enable. Horizontal Global Zoom Enable; Horizontal zoom for all characters in OSD frame. 0: Disable 100 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1: Enable. Default: XXXX 0000B 0x091 Bits 7-0 OSD Font Horizontal Global Zoom Pattern - Low Byte Name HZM_PATN [7:0] R/W Description Least significant 8 bits (7:0) of the horizontal zoom pattern. This is a user definable zoom pattern. Pixels with ‘1’ pattern are duplicated according to the zoom range. Default: 0000 0000B 0x092 Bits 7-6 5-4 3-0 OSD Font Horizontal/Vertical Global Zoom Pattern - High Byte Name VZM_PATN [17:16] HZM_PATN [11:8] R/W Description Reserved Most significant 2 bits (17:16) of the vertical zoom pattern. This is a user definable zoom pattern. Pixels with ‘1’ pattern are duplicated according to the zoom range. Most significant 4 bits (11:8) of the horizontal zoom pattern. This is a user definable zoom pattern. Pixels with ‘1’ pattern are duplicated according to the zoom range. Default: XX00 0000B 0x093 Bits 7-0 OSD Font Vertical Global Zoom Pattern - Low Byte Name VZM_PATN [7:0] R/W Description Least significant 8 bits (7:0) of the vertical zoom pattern. This is a user definable zoom pattern. Pixels with ‘1’ pattern are duplicated according to the zoom range. Default: 0000 0000B 0x094 Bits 7-0 OSD Font Vertical Global Zoom Pattern - Mid Byte Name VZM_PATN [15:8] R/W Description Bits (15:8) of the vertical zoom pattern. This is a user definable zoom pattern. Pixels with ‘1’ pattern are duplicated according to the zoom range. Default: 0000 0000B 0x095 Bits 7-6 5-4 3-2 OSD Font Global Zoom Range R/W Name Description VGLOB_ZMRNG1 Vertical Global Zoom Pattern (Reg 0x092 ~ 0x094) ‘1’ Zoom Range [1:0] 00: No Zoom 01: Vertical Zoom Pattern ‘1’ bits are duplicated once 10: Vertical Zoom Pattern ‘1’ bits are duplicated twice 11: Vertical Zoom Pattern ‘1’ bits are duplicated three times HGLOB_ZMRNG1 Horizontal Global Zoom Pattern (Reg 0x091 ~ 0x092) ‘1’ Zoom Range [1:0] 00: No Zoom 01: Horizontal Zoom Pattern ‘1’ bits are duplicated once 10: Horizontal Zoom Pattern ‘1’ bits are duplicated twice 11: Horizontal Zoom Pattern ‘1’ bits are duplicated three times VGLOB_ZMRNG0 Vertical Global Zoom Pattern (Reg 0x092 ~ 0x094) ‘0’ Zoom Range [1:0] 00: No Zoom 01: Vertical Zoom Pattern ‘0’ bits are duplicated once 10: Vertical Zoom Pattern ‘0’ bits are duplicated twice. 2006-02-09 101 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 11: Vertical Zoom Pattern ‘0’ bits are duplicated three times. 1-0 HGLOB_ZMRNG0 Horizontal Global Zoom Pattern (Reg 0x091 ~ 0x092) ‘0’ Zoom Range [1:0] 00: No Zoom 01: Horizontal Zoom Pattern ‘0’ bits are duplicated once 10: Horizontal Zoom Pattern ‘0’ bits are duplicated twice 11: Horizontal Zoom Pattern ‘0’ bits are duplicated three times Default: 0000 0000B 0x096 Bits 7-0 Horizontal Row Zoom Control Row 7 - 0 Name HROW_ZMPN [7:0] R/W Description Horizontal Row Zoom Pattern 7-0 Zooms each row horizontally defined as zoom range according to each bit. Each bit controls a row correspondingly. Reg 0x090 [2] must be set to ‘1’. Default: 0000 0000B 0x097 Bits 7-0 Horizontal Row Zoom Control Row 15 - 8 Name HROW_ZMPN [15:8] R/W Description Horizontal Row Zoom Pattern 15-8 Zooms each row horizontally defined as zoom range according to each bit. Each bit controls a row correspondingly. Reg 0x090 [2] must be set to ‘1’. Default: 0000 0000B 0x098 Bits 7-0 Horizontal Row Zoom Control Row 23 - 16 Name HROW_ZMPN [23:16] R/W Description Horizontal Row Zoom Pattern 23-16 Zooms each row horizontally defined as zoom range according to each bit. Each bit controls a row correspondingly. Reg 0x090 [2] must be set to ‘1’. Default: 0000 0000B 0x099 Bits 7-0 Horizontal Row Zoom Control Row 31 - 24 Name HROW_ZMPN [31:24] R/W Description Horizontal Row Zoom Pattern 31-24 Zooms each row horizontally defined as zoom range according to each bit. Each bit controls a row correspondingly. Reg 0x090 [2] must be set to ‘1’. Default: 0000 0000B 0x09A Bits 7-0 Vertical Row Zoom Control Row 7 - 0 Name VROW_ZMPN [7:0] R/W Description Vertical Row Zoom Pattern 7-0 Zooms each row vertically defined as zoom range according to each bit. Each bit controls a row correspondingly. Reg 0x090 [3] must be set to ‘1’. Default: 0000 0000B 0x09B Bits 7-0 Vertical Row Zoom Control Row 15 - 8 Name VROW_ZMPN [15:8] R/W Description Vertical Row Zoom Pattern 15-8 Zooms each row vertically defined as zoom range according to each bit. Each bit controls a row correspondingly. Reg 0x090 [3] must be set to ‘1’. Default: 0000 0000B 0x09C 2006-02-09 Vertical Row Zoom Control Row 23 - 16 102 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-0 Name VROW_ZMPN [23:16] Description Vertical Row Zoom Pattern 23-16 Zooms each row vertically defined as zoom range according to each bit. Each bit controls a row correspondingly. Reg 0x090 [3] must be set to ‘1’. Default: 0000 0000B 0x09D Vertical Row Zoom Control Row 31 - 24 Bits 7-0 Name VROW_ZMPN [31:24] R/W Description Vertical Row Zoom Pattern 31-24 Zooms each row vertically defined as zoom range according to each bit. Each bit controls a row correspondingly. Reg 0x090 [3] must be set to ‘1’. Default: 0000 0000B 0x09E OSD Font Row Zoom Range Bits 7-4 3-2 Name VROW_ZMRNG [1:0] 1-0 HROW_ZMRNG [1:0] R/W Description Reserved Vertical Row Zoom Range; The rows assigned by Vertical Row Zoom Control registers will be zoomed up. 00: Vertical Zoom 1x for all fonts in the row 01: Vertical Zoom 2x for all fonts in the row 10: Vertical Zoom 3x for all fonts in the row 11: Vertical Zoom 4x for all fonts in the row Horizontal Row Zoom Range; The rows assigned by Horizontal Row Zoom Control registers will be zoomed up. 00: Horizontal Zoom 1x for all fonts in the row 01: Horizontal Zoom 2x for all fonts in the row 10: Horizontal Zoom 3x for all fonts in the row 11: Horizontal Zoom 4x for all fonts in the row Default: XXXX 0000B 0x09F Bits Reserved Name R/W Description Default: 0000 0000B OSD Translucent and Blinking Control 0x0A0 OSD Blink Control Bits 7 6 Name 5 BS_BLINK 4-2 BLINK_FREQ [2:0] OSD_BLINK 2006-02-09 R/W Description Reserved Blink 1=OSD frame blink enable, don’t care the attribute bit 0. 0=Blink control from font attribute bit 0. Mask Border/Shadow at Blink 1=Character border/shadow will not blink with the foreground of the character. 0= Character border/shadow will blink with the foreground of the character. Blink Frequency 000: Character foreground’s blinking period is 4 frames. 001: Character foreground’s blinking period is 8 frames. 010: Character foreground’s blinking period is 16 frames. 011: Character foreground’s blinking period is 32 frames. 103 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1-0 BLINK_RATE [1:0] 100: Character foreground’s blinking period is 64 frames. Blink Rate 00: Character foreground is turned 25% on / 75% off. 01: Character foreground is turned 50% on / 50% off. 10: Character foreground is turned 75% on / 25% off. 11: reserved. Default: X000 0001B 0x0A1 OSD Character Translucent Level R/W Bits Name Description 5-3 TP_LEVEL_TWO [2:0] 2-0 TP_LEVEL_ONE [2:0] When the attribute BG_Index is set to ”0001”, these 3-bits set the translucent level of the character background color. Translucent level refers to the percentage of color composition that is OSD. “111” = 0% “110” = 12.25% “101” = 25% “100” = 37.5% “011” = 50% “010” = 62.5% “001” = 75% “000” = 87.5% When the attribute BG_Index is set to “0000” ~ “1111” except “0001”, these 3-bits set the translucent level of the character background color. Translucent level refers to the percentage of color composition that is OSD. “111” = 0% “110” = 12.25% “101” = 25% “100” = 37.5% “011” = 50% “010” = 62.5% “001” = 75% “000” = 87.5% Default: XX00 0000B OSD Spacing Control 0x0A2 OSD Space Bits 7 Name V_FS_SEL 6 H_FS_SEL 5-3 VSPACE [2:0] 2-0 HSPACE [2:0] R/W Description Vertical Font size selection 0: 18 font size for Vertical 1: 16 font size for Vertical Horizontal Font size selection 0: 12 font size selected for Horizontal 1: 10 font size selected for Horizontal OSD vertical space. These 3 bits define the vertical scan pixel of background color added to above and below of each character. Range: 0~7 OSD horizontal space. These 3 bits define the horizontal scan pixel of background color added to left and right of each character. Range: 0~7 Default: 0000 0000B 0x0A3~0x0A4 Bits Name Reserved R/W Description Default: 0000 0000B 2006-02-09 104 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 OSD Window Control 0x0A5 OSD Window Select Bits 7 Name WIN8_EN 6 WIN7_EN 5 WIN6_EN 4 WIN5_EN 3 2-0 WIN_SEL [2:0] R/W Description Enable Window 8 0: Disable 1: Enable Enable Window 7 0: Disable 1: Enable Enable Window 6 0: Disable 1: Enable Enable Window 5 0: Disable 1: Enable Reserved This register is used to select which window is to be accessed or modified. It is programmed prior to accessing the registers Reg 0x0A6h ~ 0x0AFh “000” = Window1 “001” = Window2 “010” = Window3 “011” = Window4 “100” = Window5 “101” = Window6 “110” = Window7 “111” = Window8 Default: 0000 X000B 0x0A6 Bits 7-6 5-0 OSD Window Horizontal Start Name WIN_HS [5:0] R/W Description Reserved Horizontal starting position relative to the OSD for the selected window. The unit is in font. Range: 0~63 Default: XX00 0000B 0x0A7 Bits 7-6 5-0 OSD Window Horizontal End Name WIN_HE [5:0] R/W Description Reserved Horizontal ending position relative to the OSD for the selected window. The unit is in font. The OSD Window Horizontal Width = (WIN_HE+1) - WIN_HS Range: 0~63 Default: XX00 0000B 0x0A8 Bits 4-0 OSD Window Vertical Start Name WIN_VS [4:0] R/W Description Vertical starting position relative to the OSD for the selected window. The unit is in font. Range: 0~31 Default: XXX0 0000B 0x0A9 Bits OSD Window Vertical End Name 2006-02-09 R/W Description 105 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-5 4-0 WIN_VE [4:0] Reserved Vertical ending position relative to the OSD for the selected window. The unit is in font. The OSD Window 1 Vertical Height = (WIN1_VE+1) - WIN1_VS Range: 0~31 Default: XXX0 0000B 0x0AA Bits 7 OSD Window Attribute R/W Name WIN_BLEN Description Window bevel enable Bevel size is specified in WIN_BL_HWID [2:0] and WIN_BL_VHEI[2:0] 6-5 WIN_BL_TYPE Window bevel type 00: Type 1 01: Type 2 10: Type 3 11: Type 4 4 WIN_MIX Window translucent enable for the selected window 0 - Normal 1 - Translucent ((1- TP_LEVEL_ONE) * Display + (TP_LEVEL_ONE) * OSD_BG) 3-2 WIN_SDSZ Shadow Size for the selected window when window shadow enable [1:0] 00: 2 pixels in width and 2 lines in height. 01: 4 pixels in width and 4 lines in height. 10: 6 pixels in width and 6 lines in height. 11: 8 pixels in width and 8 lines in height. 1 WIN_SDEN Window Shadow Enable for the selected window Shadow size is specified in bits 3:2. 1= Shows a shadow for Window. 0= No shadow 0 Reserved Default: 0000 000XB 0x0AB OSD Window Color Bits 7-0 Name WIN_CL [7:0] Default: 0000 0000B Description Color index for the selected OSD Window. This color will cover the character background color when Window is enabled. 0x0AC OSD Window Shadow Color Bits 7-0 Description Color index for all eight window’s shadow Name WIN_SDCL [7:0] Default: 0000 0000B 0x0AD Bits 7-4 2-0 Name WIN_BL_VWID [2:0] Default: 0000 0000B 2006-02-09 R/W OSD Window Bevel Width R/W R/W Description Reserved Specifies the width of the window bevel units. Range: 1~8 106 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x0AE OSD Window Bevel Right Color Bits 7-0 Name WIN_BL_RCL [7:0] Default: 0000 0000B 0x0AF R/W Description Color index for all eight window’s right side bevel OSD Window Bevel Left Color Bits 7-0 Name WIN_BL_LCL [7:0] Default: 0000 0000B R/W Description Color index for all eight window’s left side bevel OSD Border And Shadow Control 0x0B0 Bits 7-0 OSD Shadow Control Row 7 - 0 Name OSD_SCR [7:0] R/W Description Character Row Shadow Enable for 7-0. Each bit controls each row correspondingly. Used only in one bit per pixel font. 1= Enable shadow for a row. Default: 0000 0000B 0x0B1 Bits 7-0 OSD Shadow Control Row 15 - 8 Name OSD_SCR [15:8] R/W Description Character Row Shadow Enable for 15-8. Each bit controls each row correspondingly. Used only in one bit per pixel font. 1= Enable shadow for a row. Default: 0000 0000B 0x0B2 Bits 7-0 OSD Shadow Control Row 23 - 16 Name OSD_SCR [23:16] R/W Description Character Row Shadow Enable for 23-16. Each bit controls each row correspondingly. Used only in one bit per pixel font. 1= Enable shadow for a row. Default: 0000 0000B 0x0B3 Bits 7-0 OSD Shadow Control Row 31 - 24 Name OSD_SCR [31:24] R/W Description Character Row Shadow Enable for 31-24. Each bit controls each row correspondingly. Used only in one bit per pixel font. 1= Enable shadow for a row. Default: 0000 0000B 0x0B4 Bits 7-0 OSD Border Control Row 7 - 0 Name OSD_BCR [7:0] R/W Description Character Row Border Enable for 7-0. Each bit controls each row correspondingly. Used only in one bit per pixel font. 1= Enable border for a row. Default: 0000 0000B 0x0B5 Bits OSD Border Control Row 15-8 Name 2006-02-09 R/W Description 107 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-0 OSD_BCR [15:8] Character Row Border Enable for 15-8. Each bit controls each row correspondingly. Used only in one bit per pixel font. 1= Enable border for a row. Default: 0000 0000B 0x0B6 Bits 7-0 OSD Border Control Row 23-16 Name OSD_BCR [23:16] R/W Description Character Row Border Enable for 23-16. Each bit controls each row correspondingly. Used only in one bit per pixel font. 1= Enable border for a row. Default: 0000 0000B 0x0B7 Bits 7-0 OSD Border Control Row 31-24 Name OSD_BCR [31:24] R/W Description Character Row Border Enable for 31-24. Each bit controls each row correspondingly. Used only in one bit per pixel font. 1= Enable border for a row. Default: 0000 0000B 0x0B8 OSD Border & Shadow Color Row 1 - 0 Bits 7-4 Name OSD_BSCR1 [3:0] 3-0 OSD_BSCR0 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 1. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 0. Used only in one bit per pixel font. 0x0B9 OSD Border & Shadow Color Row 3 - 2 Bits 7-4 Name OSD_BSCR3 [3:0] 3-0 OSD_BSCR2 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 3. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 2. Used only in one bit per pixel font. 0x0BA OSD Border & Shadow Color Row 5 - 4 Bits 7-4 Name OSD_BSCR5 [3:0] 3-0 OSD_BSCR4 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 5. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 4. Used only in one bit per pixel font. 0x0BB OSD Border & Shadow Color Row 7- 6 Bits 7-4 Description Character Border/Shadow Color Index For Row 7. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 6. Used only in one bit per pixel font. Name OSD_BSCR7 [3:0] 3-0 OSD_BSCR6 [3:0] Default: 0000 0000B 2006-02-09 108 R/W R/W R/W R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x0BC OSD Border & Shadow Color Row 9 - 8 Bits 7-4 Name OSD_BSCR9 [3:0] 3-0 OSD_BSCR8 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 9. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 8. Used only in one bit per pixel font. 0x0BD OSD Border & Shadow Color Row 11 - 10 Bits 7-4 Name OSD_BSCR11 [3:0] 3-0 OSD_BSCR10 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 11. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 10. Used only in one bit per pixel font. 0x0BE OSD Border & Shadow Color Row 13 - 12 Bits 7-4 Name OSD_BSCR13 [3:0] 3-0 OSD_BSCR12 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 13. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 12. Used only in one bit per pixel font. 0x0BF OSD Border & Shadow Color Row 15 - 14 Bits 7-4 Name OSD_BSCR15 [3:0] 3-0 OSD_BSCR14 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 15. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 14. Used only in one bit per pixel font. 0x0C0 OSD Border & Shadow Color Row 17 - 16 Bits 7-4 Name OSD_BSCR17 [3:0] 3-0 OSD_BSCR16 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 17. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 16. Used only in one bit per pixel font. 0x0C1 OSD Border & Shadow Color Row 19 - 18 Bits 7-4 Name OSD_BSCR19 [3:0] 3-0 OSD_BSCR18 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 19. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 18. Used only in one bit per pixel font. 0x0C2H OSD Border & Shadow Color Row 21 - 20 Bits Description Name 2006-02-09 109 R/W R/W R/W R/W R/W R/W R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-4 OSD_BSCR21 [3:0] 3-0 OSD_BSCR20 [3:0] Default: 0000 0000B Character Border/Shadow Color Index For Row 21. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 20. Used only in one bit per pixel font. 0x0C3 OSD Border & Shadow Color Row 23- 22 Bits 7-4 Name OSD_BSCR23 [3:0] 3-0 OSD_BSCR22 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 23. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 22. Used only in one bit per pixel font. 0x0C4 OSD Border & Shadow Color Row 25 - 24 Bits 7-4 Name OSD_BSCR25 [3:0] 3-0 OSD_BSCR24 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 25. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 24. Used only in one bit per pixel font. 0x0C5 OSD Border & Shadow Color Row 27 – 26 Bits 7-4 Name OSD_BSCR27 [3:0] 3-0 OSD_BSCR26 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 27. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 26. Used only in one bit per pixel font. 0x0C6 OSD Border & Shadow Color Row 29 – 28 Bits 7-4 Name OSD_BSCR29 [3:0] 3-0 OSD_BSCR28 [3:0] Default: 0000 0000B Description Character Border/Shadow Color Index For Row 29. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 28. Used only in one bit per pixel font. 0x0C7 OSD Border & Shadow Color Row 31 - 30 Bits 7-4 Description Character Border/Shadow Color Index For Row 31. Used only in one bit per pixel font. Character Border/Shadow Color Index For Row 30. Used only in one bit per pixel font. Name OSD_BSCR31 [3:0] 3-0 OSD_BSCR30 [3:0] Default: 0000 0000B R/W R/W R/W R/W R/W OSD Splitting Control 0x0C8 Bits 7 OSD Horizontal Splitting Control Name H_SPL_EN 2006-02-09 R/W Description Horizontal Splitting Enable 0: Disable 110 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6-0 SPL_HP [6:0] 1: Enable Splitting horizontal begin position relative to the OSD frame for the selected window. The unit is in 1 horizontal font size. Range: 0~127 Default: 0000 0000B 0x0C9 OSD Horizontal Splitting width Control Bits 7-0 Name SPL_HW [7:0] Default: 0000 0000B Description Splitting horizontal width relative to the OSD frame. The unit is in 8 pixels. Range: 0~255 0x0CA OSD Vertical Splitting Control Bits 7 6 5-0 Name V_SPL_EN SPL_VP [5:0] R/W R/W Description Vertical Splitting Enable 0: Disable 1: Enable Reserved Splitting vertical begin position relative to the OSD frame. The unit is in 1 vertical font size. Range: 0~64 Default: 0000 0000B 0x0CB OSD Vertical Splitting Height Control Bits 7-0 Description Splitting vertical height relative to the OSD frame. The unit is in 8 lines. Range: 0~255 Name SPL_VH [7:0] Default: 0000 0000B R/W OSD Attribute Control and OSD Fast Clear Control 0x0CC Bits 7-0 OSD Attribute LSB Name OSD_ATTR [7:0] R/W Description OSD Attribute LSB. The register OSD_ATTR [15:0] is use for fast clear and update code from host and attribute from Register. This value is appended with the character font code. When update OSD SRAM code from host and “attribute from Reg 0x0CC ~ 0x0CD is selected in Reg 0x0E0 [7:4]. If fast clear is enable, the hardware will fill the entire SRAM with the values in Reg 0x0CE (Code) and Reg 0x0CC ~ 0x0CD (Attribute). Default: 0000 0000B 0x0CD Bits 7-0 OSD Attribute MSB Name OSD_ATTR [15:8] R/W Description OSD attribute MSB. The register OSD_ATTR [15:0] is use for fast clear and update code from host and attribute from Register. This value is appended with the character font code. When update OSD SRAM code from host and “attribute from Reg 0x0CC ~ 0x0CD is selected in Reg 0x0E0 [7:4]. If fast clear is enable, the hardware will fill the entire SRAM with the values in Reg 0x0CE (Code) and Reg 0x0CC ~ 0x0CD (Attribute). Default: 0000 0000B 2006-02-09 111 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x0CE OSD SRAM Code Value For Fast Clear Bits 7-0 Name CODE_FC [7:0] Default: 0000 0000B Description SRAM code for fast clear. 0x0CF Fast Clear and Fade Mode Control Bits 7-6 Name FADE_MODE 5 4 3 2 1 BG_MIX_EN FG_MIX_EN BS_MIX_EN WIN_MIX_EN FC_MASK 0 FC_EN (W)/ FC_RDY (R) R/W R/W Description Fade-in/Fade-out mode select 00:Left-Top corner 01:Right-Top corner 10:Left-Bottom corner 11:Right-Bottom corner Background translucent enables. Foreground translucent enables. Border/Shadow translucent enable. Windows translucent enable. Fast Clear area mask 0: SRAM on OSD frame 1: SRAM on 0x0000 to One bit Font Address Fast Clear Enable, When enable this bit, the hardware will fill the entire SRAM with the values in Reg 0x0CE (Code) and Reg 0x0CC ~ 0x0CD (Attribute). 1: Enable the fast clear. If fast clear is finished, this bit FC_RDY will be clear to ‘0’. 0: No Effect Default: 0000 0000B 9.13. Source Hsync Digital PLL Control 0x0D0 HS DDS PLL Control R/W Bits Name Description 7 HSDDS_DEBUG_MODE 6 VER_DOUB_BYPASS Vertical double buffer bypass 0: Normal 1: Bypass 5 DBL_EN Double buffer Load Data at VSYNC Blanking 0: Disable 1: Enable 4 PHASE_COM_EN Phase heat compensation enable 3 HSDDS_RST HS DDS Reset 0: Normal 1: Reset 2 OCLK_DIV Oscillator Clock divide 0: Normal 1: Divide 2 1 HSDDS_UNLOCK_CHK HS PLL unlock check 0: Disable 1: Enable 0 DDS_EN Reserved Default: 0000 0000B 2006-02-09 112 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x0D1 HS Frequency Control R/W Bits 6-4 Name Description HSDDS_LOOP_FILTER HS DDS loop filter control [2:0] 3 HSDDS_DIV_CTRL HS DDS Divide control 0: Enable 1: Disable 2 Reserved 1-0 HPLL_FREQ_RANGE HS DDS output frequency range control [1:0] 00: 100~200MHz 01: 50~100MHz 10: 25~50MHz 11: 12.5~25MHz Default:X001 0000B 0x0D2 Bits Name 7-0 HSDDS_RATIO [7:0] Default: 0000 0000B HS PLL Frequency Control Ratio – lo Description HS PLL frequency control ration 0x0D3 Bits Name 7-0 HSDDS_RATIO [15:8] Default: 0000 0000B 0x0D4 Bits Name 5-0 HSDDS_RATIO [21:16] Default: 0000 1010B R/W HS PLL Frequency Control Ratio - mi R/W Description HS PLL frequency control ration HS PLL Frequency Control Ratio – hi Description HS PLL frequency control ration 0x0D5 Bits Name 7-5 4 3 HS_INV 2 HPLL_OP_LOOP 1 HS_QUICK_UNLOCK_CHK 0 HPLL_EN R/W HS PLL phase lock control R/W Description Reserved Reserved HSYNC Invert 0: Normal 1: Inverted HS PLL open loop control 0: Disable 1: Enable HS PLL quick unlock check 0: Disable 1: Enable HS PLL DDS enable 0: Disable 1: Enable Default: 1000 0011B 2006-02-09 113 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x0D6 HS PLL control Bits 7 6-5 Name HPLL_LOCK_EN HPLL_PLOOP_FIT [1:0] HPLL_FLOOP_FIT0 [1:0] 4-3 R/W Description HS PLL phase lock enable HS PLL phase lock error correction ratio HS PLL frequency lock mode long time adjust level select 00: 16 01: 32 10: 64 11: 128 2-0 HPLL_FLOOP_FIT1 HS PLL phase lock mode long time adjust duration select [2:0] 000: 1 001: 2 010: 4 011: 8 100: 16 101: 32 110: 64 111:128 Default: 0011 1111B 0x0D7 HS PLL divider - lo Bits 7-0 Name HSDDS_DIVIDER [7:0] Default: 1001 0111B 0x0D8 Bits 3-0 R/W Description Clock divides value in the feedback loop of the HS PLL. The HS PLL reference is the input Hsync signal. HS PLL divider - hi Name HSDDS_ DIVIDER [11:8] R/W Description The low byte [7:0] of HS PLL divider value. The register is doublebuffered. Divider = HSDDS_ DIVIDER <11:0> + 1 Default: XXXX 0110B 0x0D9 Bits 7-6 HS PLL phase control 1 Name CLK_DLY_SEL 5-0 HS_PHASE_STEP [5:0] Default: 0000 0000B 0x0DA R/W Description Select clock channel with clock delay adjusting. 00 = R 01 = G 10 = B 11 = Reserved HS PLL 64 step phase adjust HS PLL Phase control 2 R/W Bits Name Description 7-6 Reserved 5 ADC_CKI_INV 4 ADC_CKD_INV 3-0 ADC_CK_DELAY[3:0] To ADC Clock delay control Default: 0000 0000B 0x0DB 2006-02-09 HS PLL Line count Select 114 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-5 4-0 Name Description Reserved HS_LINE_CNT_SEL Horizontal Sync Line Count Select [4:0] 00000: 1 Line 00001: 2 Line 00010: 4 Line 00100: 8 Line 01000: 16 Line 10000: 32 Line Default: 0000 0100B 0x0DC Bits 7-4 Name ADC_CK_DUTY [3:0] TMDS_CK_EN 3 HS_DDS DPLL Output Control R/W Description To ADC clock duty control Clock input to TMDS PLL enable 0: Disable 1: Enable 2 HSDDS_COAST_EN HS PLL coast enable 0: Disable 1: Enable 1 CAP_CKO_INV Capture clock output polarity invert 0: Normal 1: Inverted 0 EXT_CKIN_EN External clock input enable 0: Disable 1: Enable Default: 0000 0000B 0x0DD Bits 7-0 Name HS_CNT_RESULT [7:0] Default: 0000 0000B 0x0DE Bits 7-0 Name HS_CNT_RESULT [15:8] Default: 0000 0000B 0x0DF Bits 5-0 Name HS_CNT_RESULT [21:16] Default: 0000 0000B HS DPLL Frequency Read back– lo R Description HS DPLL Frequency read back [7:0] HS DPLL Frequency Read back - mi R Description HS DPLL Frequency read back [15:8] HS DPLL Frequency Read back – hi R Description HS DPLL Frequency read back [21:16] 9.14. Index Port Access Control 0x0E0 Bits Index Access Port Name 2006-02-09 R/W Description 115 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-4 TBL_SEL INDEX_ADDR [7:0] INDEX_ADDR [7:0] INDEX_ADDR [7:0] INDEX_ADDR [7:0] INDEX_ADDR [11:0] INDEX_ADDR [11:0] INDEX_ADDR [11:0] INDEX_ADDR [11:0] INDEX_ADDR [11:0] INDEX_ADDR [11:0] 3 INDEX_ADDR [9:0] INDEX_ADDR [7:0] INDEX_ADDR [7:0] INDEX_ADDR [7:0] INDEX_ADDR [7:0] INDEX_ADDR [7:0] PORT_RW 2 DISP_ACCESS 1-0 Default: 0000 00XXB Table Select 0000: Red Gamma Table (Read/Write) (10 bits/word) 0001: Green Gamma Table (Read/Write) (10 bits/word) 0010: Blue Gamma Table (Read/Write) (10 bits/word) 0011: R/G/B Gamma Tables modified simultaneously (Write only) (10 bits/word) 0100: OSD SRAM code only (Read/Write) (8 bits/word) 0101: OSD SRAM attribute MSB (Read/Write) (8 bits/word) 0110: OSD SRAM attribute LSB (Read/Write) (8 bits/word) 0111: OSD SRAM attribute (Read/Write) (16 bits/word) 1000: OSD SRAM code and attribute (Read/Write) (24 bits/word) 1001: OSD SRAM code from host and attribute from Reg 0x0CC ~ 0x0CD (Read/Write) (8 bits/word) 1010: OSD Programmable 1 Bit Color Font (Read/Write) (24 bits/word) 1011: OSD Programmable 2 Bit Color Font (Read/Write) (24 bits/word) 1100: OSD Programmable 4 Bit Color Font (Read/Write) (24 bits/word) 1101: OSD Palette (Read/Write) (16 bits/word) 1110: HDCP Data(Read/Write) (8 bits/word) 1111: Reserved Port Read/Write 0: Write 1: Read SRAM write access enable when normal display 0: Disable 1: Enable Reserve 0x0E1 Index Address Port - Low Byte Bits 7-0 Name INDEX_ADDR [7:0] Default: 0000 0000B Description Table Address – low bits 0x0E2 Index Address Port - High Byte Bits 7-0 Name INDEX_ADDR [15:8] Default: 0000 0000B Description Table Address – upper bits 0x0E3 Index Data Port Bits 7-0 Description Data port for the SRAM, Palette, and Programmable Font. Name PORT_DATA [7:0] Default: 0000 0000B R/W R/W R/W Note: 1. If The Index Port’s access is over 8 bit data length, the host interface will transfer or receive data from LSB to MSB. 9.15. Misc. Access Control 0x0E5 2006-02-09 Host Interface Type Status 116 R Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-3 2-1 0 Name I2C_ADDR BUSTYPE Description Reserve I2C Address Bit [2:1] Host Interface Select 0: Parallel bus access 1: I2C bus access Default: 0000 0001B 9.16. Auto Gain/Gauge Access Window Control 0x0E6 Bits 7-0 Auto Gain/Gauge Window Odd field Vertical Begin -lo Name GI_CAP_VBEGO [7:0] R/W Description Vertical Capture Begin for Odd Field. GI_CAP_VBEGO indicates how many lines to wait after referenced edge of VSYNC before starting image capture. GI_CAP_VBEGO =3, means waiting 3 lines to begin capture. This register is double-buffered. Default: 0000 0000B 0x0E7 Auto Gain/Gauge Window Odd field Vertical Begin -hi Bits 2-0 Name GI_CAP_VBEGO [10:8] Default: XXXX X000B Description MSB of GI_CAP_VBEGO. This register is double-buffered. 0x0E8 Auto Gain/Gauge Window Even field Vertical Begin -lo Bits 7-0 Name GI_CAP_VBEGE [7:0] R/W R/W Description Vertical Capture Begin for Even Field. GI_CAP_VBEGE indicates how many lines to wait after referenced edge of VSYNC before starting image capture. GI_CAP_VBEGE =3, means waiting 3 lines to begin capture. This register is double-buffered. Default: 0000 0000B 0x0E9 Auto Gain/Gauge Window Even field Vertical Begin -hi Bits 2-0 Name GI_CAP_VBEGE [10:8] Default: XXXX X000B Description MSB of GI_CAP_VBEGE. This register is double-buffered. 0x0EA Auto Gain/Gauge Window Vertical Length -lo Bits 7-0 Name GI_CAP_VLEN [7:0] R/W R/W Description Vertical Capture Length. GI_CAP_VLEN indicates how many lines to capture. GI_CAP_VLEN = 3, means capturing 3 lines. This register is double-buffered. Default: 0000 0000B 0x0EB Bits 2-0 Auto Gain/Gauge Window Vertical Length –hi Name GI_CAP_VLEN [10:8] 2006-02-09 R/W Description MSB of GI_CAP_VLEN. This register is double-buffered. 117 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Default: XXXX X000B 0x0EC Bits 7-0 Auto Gain/Gauge Window Horizontal Begin –lo Name GI_CAP_HBEG [7:0] R/W Description Horizontal Capture Begin. GH_CAP_HBEG indicates how many pixels to wait after referenced edge of HSYNC before starting image capture. GH_CAP_HBEG =3, means waiting 3 pixels to begin capture. This register is double-buffered. Default: 0000 0000B 0x0ED Auto Gain/Gauge Window Horizontal Begin –hi Bits 3-0 Name GI_CAP_HBEG [11:8] Default: XXXX 0000B Description MSB of GI_CAP_HBEG. This register is double-buffered. 0x0EE Auto Gain/Gauge Window Horizontal Width –lo Bits 7-0 Name GI_CAP_HWID [7:0] R/W R/W Description Horizontal Capture Width. GI_CAP_HWID indicates how many pixels to capture. GI_CAP_HWID = 3, means capturing 3 pixels. This register is double-buffered. Default: 0000 0000B 0x0EF Auto Gain/Gauge Window Horizontal Width –hi Bits 3-0 Description MSB of GI_CAP_HWID. This register is double-buffered. Name GI_CAP_HWID [11:8] Default: XXXX 0000B R/W 9.17. Display Digital PLL Control 0x0F0 Display DDS PLL Control Bits 7 6-4 3 R/W Name Description DDDS_DEBUG_MODE DDDS_RST Display DDS Reset 0: Normal 1: Reset 2 1 DDDS_UNLOCK_CHK 0 DDDS_EN Display PLL unlock check 0: Disable 1: Enable Display DDS enable 0: Disable 1: Enable Default: 0000 0001B 0x0F1 Bits 6-4 Display Frequency Control R/W Name Description DDDS_LOOP_FILTER Display DDS loop filter control [2:0] 2006-02-09 118 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 3-2 1-0 Reserved Display DDS output frequency divider 00: Divide 1 (80~180MHz) 01: Divide 2 (40~80MHz) 10: Divide 4 (20~40MHz) 11: Divide 8 (10~20MHz) DPLL_FREQ_DIV [1:0] Default: 0001 0000B 0x0F2 Display PLL Frequency Control Ratio – lo Bits 7-0 Name DDDS_RATIO [7:0] Default: 0000 0000B R/W Description Display DDS frequency control ration 0x0F3 Display PLL Frequency Control Ratio - mi Bits 7-0 Name DDDS_RATIO [15:8] Default: 0000 0000B R/W Description Display DDS frequency control ration 0x0F4 Display PLL Frequency Control Ratio – hi Bits 5-0 Name DDDS_RATIO [21:16] Default: 0000 1010B R/W Description Display DDS frequency control ration 0x0F5 SSC Control R/W Bits 7-5 Name Description SSC_MOD_FREQ Display PLL spread spectrum modulation frequency control “111” = REFCLK/4 “110” = REFCLK/8 “101” = REFCLK/16 “100” = REFCLK/32 “011” = REFCLK/64 “010” = REFCLK/128 “001” = REFCLK/256 “000” = REFCLK/512 4-1 SSC_RATIO DDDS PLL spread spectrum ratio “1000” = 1/4 “0111” = 1/8 “0110” = 1/16 “0101” = 1/32 “0100” = 1/64 “0011” = 1/128 “0010” = 1/256 “0001” = 1/512 “0000” = 1/1024 0 SSC_EN DDS PLL spread spectrum enable 0: Disable 1: Enable Default: 0000 1010B 0x0F6 Reserved Bits Name R/W Description Default: 0000 0000B 9.18. Graphic Input Gauge 0x0F7 2006-02-09 Gauge Control 1 R/W 119 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-1 0 Name Description Gauge Detection Area mode select GAUGE_MOD_SEL 0 = Detecting area is defined by capture registers 1 = Detecting area is defined by Auto Gain/Gauge window registers. Default: XXXX XXX0B 0x0F8 Gauge Control 2 R Bits 7 Name GAUGE_EN 6-5 4-3 GAUGE_SEL 2-0 GAUGE_STEP [7:0] Description To Gauge the distribution of input data. When GAUGE_EN set “1”, the function is enable, then if the gauge is finished this bit is cleared to “0”. 0 = Disable 1 = Enable Reserved Gauge Source Select 00: Blue Channel 01: Green Channel 10: Red Channel 11: Reserved The step of gauge Data 000: 1 Step 100: 16 Step 001: 2 Step 101: 32 Step 010: 4 Step 110: Reserved 011: 8 Step 111: Reserved Default: 00X0 0000B 0x0F9 Bits 7-3 2-0 Gauge Result Read Back Area Select Name GAUGE_AREA R/W Description Reserved The Gauge Result Read back area select 0~7 Default: XXXX X000B 0x0FA Bits Name 7-0 GAUGE_OFFSET Default: XXX0 0000B 0x0FB Bits 7-0 Name GAUGE_RESULT [7:0] Default: 0x0FC Bits 7-0 Name GAUGE_RESULT [15:8] Default: 0x0FD 2006-02-09 Gauge Offset R/W Description The level of Y/R/G/B Input when Gauge function is enable Gauge Result - lo R Description The gauge result of input data in capture window Gauge Result - mi R Description The gauge result of input data in capture window Gauge Result - hi 120 R Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-0 Name GAUGE_RESULT [23:16] Default: Description The gauge result of input data in capture window 0x0FE Bits Reserved Name Default: 0000 0000B 0x0FF Bits D7-2 D1-0 R/W Description Accessing Register Page Enable R/W Name Description Reserve REG_PAGE_SEL Register Page Enable 00: Enable register Page0. 01: Enable register Page1. 10: Enable register Page2. 11: Reserved Default: XXXX XX00B 9.19. Product ID 0x100 Bits 7-4 3-0 Product ID Name REV_NO CHIP_ID R Description IC revision number Chip ID = 0111 9.20. Power Control 0x101 Power Control Bits 7 6 Name 5 WARM_RST 4 3 GCLK_OFF 2 VCLK_OFF 1 0 DCLK_OFF PU_LVDSA R/W Description Reserved LVDS A Port power up control. 0 = Power down 1 = Power up Chip Warm Reset. When WARM_RST=1, all state machines will be reset other than the all of register’s value. 0 = Normal 1 = Reset Reserved Graphic Port Clock Off. When GCLK_OFF=1, Graphic Port clock is disabled to conserve power. This bit is reset only by external reset pin. Video Port Clock Off. When VCLK_OFF=1, Video Port clock is disabled to conserve power. This bit is reset only by external reset pin. Reserved Display Clock Off. When DCLK_OFF=1, display clock is disabled to conserve power. This bit is reset only by external reset pin. Default: 0000 11X1B 0x102 Bits 7 Power Down Control 2 Name 2006-02-09 R/W Description Reserved 121 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6 PU_PLL 5 PU_HPLL (hpll_en) 4 PU_TSEN 3 PU_ADC 2 1 PU_TMDS 0 Default: 1101 1000B ADCPLL Power up frequency PLL. 0 = Power down 1 = Power up HPLL Power up control. 0 = Power down 1 = Power up ADCPLL Power up on chip temperature sensor. 0 = Power down 1 = Power up ADC Power up control. 0 = Power down 1 = Power up TMDS PD power up mode. When PU_TMDS = ‘0’, TMDS circuit will go into power down state. 0 = Power down 1 = Power up Reserved 0x103~0x105 Bits Name Reserved R/W Description Default: 0000 0000B 9.21. Auto Tune Graphic Auto Tune Control 0x106 Bits 7 6 5 4 3-2 1 Graphic Auto Tune Control R/W Name GI_AGPD_MOD Description Auto Gain and Phase Detection Area mode select 0 = Normal/ Original 1 = Detecting area is defined by Auto Gain/Gauge window registers. GI_AUTO_MASK Gain and Phase Detection Area masking when GI_GAINPHS_AREA = “1” 0 = Detecting area is whole frame 1 = Detecting area is defined by mask window registers. GI_GAINPHS_AREA Gain and Phase Detection Area Define Enable. 0 = Detecting area is over one frame except the area defined by mask window registers. 1 = Detecting area is defined by capture registers. GI_POS_DE Enable Position Detection depending on DE signal when TMDS is enabled. If GI_POS_DE =1, 0xFF data is input to RGB channel for position detection instead of data from graphic port when DE is ‘1’. GI_GAINPHS_SEL Graphic Input Gain and Phase Detection Type Select. [1:0] 00 = Phase Tune 1 01 = Phase Tune 2 10 = Min RGB Gain 11 = Max RGB Gain GI_GAINPHS_EN/ Graphic Input Gain and Phase Detection Enable. When GI_GAINPHS_RDY GI_GAINPHS_EN = 1, detection will start from next VSYNC. When 2006-02-09 122 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0 GI_POS_EN/ GI_POS_RDY detection is finished, this bit is cleared to ‘0’. 0 = Disable 1 = Enable Graphic Input Active Window Position Detection Enable. When GI_POS_EN = 1, detection will start from next VSYNC. When detection is finished, this bit is cleared to ‘0’. 0 = Disable. 1 = Enable Default: 0001 1100B Graphic Auto Position 0x107 Bits 7-0 Name GI_POS_THR [7:0] Default: 0000 1111B 0x108 Bits 7-0 Name GI_POS_VBEGO [7:0] Name GI_POS_VBEGO [10:8] Name GI_POS_VBEGE [7:0] 0x10C Bits 3-0 0x10D Bits 2-0 0x10E 2006-02-09 R Description MSB of GI_POS_VBEGE R Description The active window vertical length. GI_POS_VLEN = 3 means there are 3 active lines. Auto Position Vertical Length –hi Name GI_POS_VLEN [10:8] R Description Active Window Vertical Begin for Even Field. GI_POS_VBEGE= 3 means there are 3 blanking lines. Auto Position Vertical Length –lo Name GI_POS_VLEN [7:0] R Description MSB of GI_POS_VBEGO Auto Position Vertical Begin for Even Field –hi Name GI_POS_VBEGE [10:8] R Description Active Window Vertical Begin for Odd Field. GI_POS_VBEGO= 3 means there are 3 blanking lines. Auto Position Vertical Begin for Even Field –lo 0x10B Bits 2-0 Description Graphic data lager then GI_POS_THR will be considered to be nonblack pixel for position detecting. Auto Position Vertical Begin for Odd Field –hi 0x10A Bits 7-0 R/W Auto Position Vertical Begin for Odd Field –lo 0x109 Bits 2-0 Auto Position Black Threshold R Description MSB of GI_POS_VLEN Auto Position Horizontal Begin –lo 123 R Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-0 Name GI_POS_HBEG [7:0] Description The active window horizontal begin. GI_POS_HBEG = 3 means there are 3 blanking pixels. 0x10F Bits 3-0 Auto Position Horizontal Begin –hi Name GI_POS_HBEG [11:8] Description MSB of GI_POS_HBEG 0x110 Bits 3-0 Auto Position Horizontal Width –lo Name GI_POS_HWID [7:0] Auto Position Horizontal Width –hi Name GI_POS_HWID [11:8] Name GI_PHS_MASK [2:0] R Description MSB of GI_POS_HWID Graphic Auto Phase and Gain 0x112 Bits 2-0 R Description The active window horizontal width. GI_POS_HWID = 3 means there are 3 active pixels. 0x111 Bits 3-0 R Auto Phase Bit Mask R/W Description Decide how many LSB bits will be masked out, and then the difference between adjacent pixels will be added to the sum of difference accumulator. Default: XXXX X100B 0x113 Bits 7-0 Auto Phase Sum of Difference –lo Name GI_PHS_SDIFF [7:0] R_MINMAX [7:0] 0x114 Bits 7-0 0x115 Bits 7-0 Description Auto Phase Sum of Difference (LSB). GI_PHS_SDIFF specifies how the phase locking quality in ADCPLL block. The minimum or maximum value of red channel data in one frame. Auto Phase Sum of Difference – 2’nd Name GI_PHS_SDIFF [15:8] G_MINMAX [7:0] 2006-02-09 R Description Second byte of GI_PHS_SDIFF The minimum or maximum value of green channel data in one frame. Auto Phase Sum of Difference – 3’rd Name GI_PHS_SDIFF [23:16] B_MINMAX [7:0] R R Description Third byte of GI_PHS_SDIFF The minimum or maximum value of blue channel data in one frame. 124 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x116 Bits 7-0 Auto Phase Sum of Difference -hi Name GI_PHS_SDIFF [31:24] Graphic Auto Clock 0x117 Bits 7-0 Name GI_CLK_REF [7:0] Default: 0000 0000B 0x118 Description MSB of GI_PHS_SDIFF Auto Clock Reference Width -lo Name GI_CLK_REF [11:8] Default: XXXX 0000B 0x119 Name GI_CLK_COMP [1:0] 5-0 GI_CLK_DIFF [5:0] R Description Auto Clock Comparing Relation. GI_CLK_COMP specifies the comparing relation between GI_POS_HWID and GI_CLK_REF 00: GI_POS_HWID = GI_CLK_REF 01: GI_POS_HWID < GI_CLK_REF 10: GI_POS_HWID > GI_CLK_REF 11: Reserved Difference of |GI_POS_HWID - GI_CLK_REF| The difference value is clamped to 0x3F if difference 0x3F 0x11A Bits 7-0 R/W Description MSB of AUTO_CLK_REF Auto Clock Detecting Result Bits 7-6 R/W Description Auto Clock Reference Width. This register provides the reference value for calibrating the frequency of sampling clock in ADCPLL block. Auto Clock Reference Width -hi Bits 3-0 R R/W Name Video Auto Tune Control 0x11B Bits 5 Name VI_AUTO_MASK 4 VI_AUTO_HREF 3 VI_GAIN_AREA 2 VI_GAIN_SEL 2006-02-09 Description Reserved Video Auto Tune Control R/W Description Gain Detection Area masking when VI_GAIN_AREA = “1” 0 = Detecting area is whole frame 1 = Detecting area is defined by mask window registers. Video auto tune according to YUV_HREF signal 0 = Disable 1 = Enable Gain Detection Area Define Enable. 0 = Detecting area is over one frame except the area defined by mask window registers. 1 = Detecting area is defined by capture registers. Video Input Gain Type Select 125 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1 VI_GAIN_EN/ VI_GAIN_RDY 0 VI_POS_EN/ VI_POS_RDY 0 = Min Y Gain 1 = Max Y Gain Video Input Y Min/Max Data Detection Enable. When VI_MINMAX_EN = 1, detection will start from next VSYNC. When detection is finished, this bit is cleared to ‘0’. 0 = Disable 1 = Enable Video Input Active Window Position Detection Enable. When VI_POS_EN = 1, detection will start from next VSYNC. When detection is finished, this bit is cleared to ‘0’. 0 = Disable 1 = Enable Default: XX00 0000B Video Auto Position 0x11C Bits 7-0 Name VI_POS_THR [7:0] Default: 0000 1111B 0x11D Bits 7-0 Name VI_VTOTAL [7:0] Name VI_VTOTAL [10:8] Name VI_POS_VBEGO [7:0] Name VI_POS_VBEGO [10:8] R Description MSB of VI_VTOTAL. Name VI_POS_VBEGE [7:0] Name 2006-02-09 R Description Active Window Vertical Begin for Odd Field. VI_POS_VBEGO =9 means 9 blanking lines. R Description MSB of VI_POS_VBEGO. Auto Position Vertical Begin for Even Field -lo 0x122H Bits Description Vertical Period Total. VI_VTOTAL =99 means total 99 lines. Auto Position Vertical Begin for Odd Field -hi 0x121 Bits 7-0 R Auto Position Vertical Begin for Odd Field -lo 0x120 Bits 2-0 Description Video data lager than VI_POS_THR will be considered to be non-black pixel for position detecting. Auto Position Vertical Total -hi 0x11F Bits 7-0 R/W Auto Position Vertical Total -lo 0x11E Bits 2-0 Auto Position Black Threshold R Description Active Window Vertical Begin for Even Field. VI_POS_VBEGE =9 means 9 blanking lines. Auto Position Vertical Begin for Even Field -hi R Description 126 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 2-0 VI_POS_VBEGE [10:8] 0x123 Bits 7- 0 Auto Position Vertical Length -lo Name VI_POS_VLEN [7:0] 0x124 R Description Active Window Vertical Length. VI_POS_VLEN =99 means 99 active lines. Auto Position Vertical Length -hi Bits 2-0 Name VI_POS_VLEN [10:8] Default: 0x125 R Description MSB of VI_POS_VLEN. Auto Position Horizontal Total -lo Bits 7-0 Name VI_HTOTAL [7:0] Default: 0x126 Name VI_HTOTAL [11:8] Default: 0x127 Name VI_POS_HBEG [7:0] Default: 0x128 Name VI_POS_HBEG [11:8] Default: 0x129 Name VI_POS_HWID [7:0] Default: 0x12A 2006-02-09 R Description Active Window Horizontal Width. VI_POS_HWID =99 means 99 active pixels. Auto Position Horizontal Width -hi Name VI_POS_HWID [11:8] R Description MSB of VI_POS_HBEG Auto Position Horizontal Width -lo Bits 7-0 R Description Active Window Horizontal Begin. VI_POS_HBEG =3 means 3 blanking pixels. Auto Position Horizontal Begin -hi Bits 3-0 R Description MSB of VI_HTOTAL. Auto Position Horizontal Begin -lo Bits 7-0 R Description Horizontal Period Total. VI_HTOTAL=99, means total 99 pixels. Auto Position Horizontal Total -hi Bits 3-0 Bits 3-0 MSB of VI_POS_VBEGE. R Description MSB of VI_POS_HWID 127 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Video Auto Gain 0x12B Bits 7-0 Name Y_MINMAX [7:0] 0x12C~0x12F Bits 7-0 Name Video Min/Max Y Value R Description The minimum or maximum value of Y channel data in one frame. Reserved R/W Description Reserved 9.22. Bright Frame Display Registers Bright Frame Control Note--When both Bright Frames are enabled and if two windows are overlapped frame2 has higher priority than frame 1. 0x130 Bright Frame Enable Control R/W Bits 7-5 4 Name Description BRIGHT_REF_CTL Bright Frame Active reference 0: Front (Capture) 1: Post (Display) 3-2 Reserved 1 BRIGHT_FRM2_EN Enable Bright Frame 2 0: Disable 1: Enable 0 BRIGHT_FRM1_EN Enable Bright Frame 1 0: Disable 1: Enable Default: XXXX XX00B 0x131 Bits 7-1 0 Bright Frame access index Select R/W Name Description Reserved BRIGHT_FRM_SEL This register is used to select which frame is to be accessed or [0] modified. It is programmed prior to accessing the registers Reg 0x132 ~ 0x13B “0” = Bright Frame 1 “1” = Bright Frame 2 Default: XXXX XXX0B 0x132 Bits 7-0 Bright Frame Horizontal Start - Low byte Name BRIGHT_FRM_HS [7:0] R/W Description Bright Frame horizontal start low byte [7:0]. Specifies the horizontal starting position of the Bright Frame in pixel units. This register is double-buffered. Default: 0000 0000B 0x133 Bits 7-4 3-0 Bright Frame Horizontal Start - High Byte Name BRIGHT_FRM_HS 2006-02-09 R/W Description Reserved Bright Frame horizontal start high byte [11:8]. Specifies the horizontal 128 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 [11:8] starting position of the Bright Frame in pixel units. This register is double-buffered. Default: XXXX 0000B 0x134 Bright Frame Horizontal Width - Low byte Bits 7-0 Name BRIGHT_FRM_HW [7:0] Default: 0000 0000B 0x135 Bits 7-4 3-0 BRIGHT_FRM_HW [11:8] Default: XXXX 0000B 0x136 Bits 7-0 Description Bright Frame horizontal Width low byte [7:0]. Specifies the width of the Bright Frame in pixel units. . This register is double-buffered. Bright Frame Horizontal Width – High byte Name R/W Description Reserved Bright Frame horizontal Width low byte [11:8]. Specifies the width of the Bright Frame in pixel units. . This register is double-buffered. Bright Frame Vertical Start - Low byte Name BRIGHT_FRM_VS [7:0] R/W R/W Description Bright Frame vertical start low byte [7:0]. Specifies the vertical starting position of the Bright Frame in pixel units. This register is doublebuffered. Default: 0000 0000B 0x137 Bits 7-4 3-0 Bright Frame Vertical Start - High Byte Name BRIGHT_FRM_VS [10:8] R/W Description Reserved Bright Frame vertical start high byte [10:8]. Specifies the vertical starting position of the Bright Frame in pixel units. This register is doublebuffered. Default: XXXX 0000B 0x138 Bright Frame Vertical Height - Low byte Bits 7-0 Name BRIGHT_FRM_VH [7:0] Default: 0000 0000B 0x139 Bits 7-4 2-0 Description Bright Frame vertical Width low byte [7:0]. Specifies the width of the Bright Frame in pixel units. . This register is double-buffered. Bright Frame Vertical Height – High byte Name BRIGHT_FRM_VH [10:8] Default: XXXX X000B 0x13A R/W R/W Description Reserved Bright Frame vertical Width low byte [10:8]. Specifies the width of the Bright Frame in pixel units. . This register is double-buffered. Bright Frame Gain Control R/W Bits Name Description 7-0 BRIGHT_FRM_GAIN Bright Frame gains adjusting Default: 1000 0000B 0x13B 2006-02-09 Bright Frame Offset Control 129 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits Name Description BRIGHT_FRM_OFFSET Bright Frame offsets adjusting 7-0 Default: 0000 0000B 0x13C~0x13E Bits Name Reserved R/W Description Default: 0000 0000B 9.23. DVI Input Control 2 0x13F Bits Name 7-0 Default: 0000 0000B 0x140 Bits Name 7-0 Default: 0000 0000B 0x141 Bits Name 7-0 Default: 0000 0000B 0x142 Bits Name 7-0 Default: 0000 0000B 0x143 Bits Name 7 TMDS_PLL_PD 6 TMDS_VCO_5X 5-4 TMDS_LCPC 3-1 TMDS_VCO_SV 0 PMOS_RES_EN Default: 0000 0000B 0x144 DVI Control R/W Description DVI Control R/W Description DVI Control R/W Description DVI Control R/W Description DVI Control R/W Description TMDS PLL power down control TMDS PLL VCO 5X mode TMDS PLL lower charge pump current Control reference swing voltage of TMDS PLL VCO PMOS resistor enable DVI Control R/W Bits Name Description 7-1 0 TMDS_IPDS_PD Power down control of three channel impedances Default: 0000 0000B 0x145 Bits Name 7-0 Default: 0000 0000B 2006-02-09 DVI Control R/W Description 130 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x146 DVI Control Bits Name 7-0 Default: 0000 0000B R/W Description 0x147 DVI Control Bits Name 7-0 Default: 0000 0000B R/W Description 0x148 ~ 0x149 Reserved 7-0 Default: 0000 0000B Reserved R/W 9.24. Display Port Control Display timing control Single pixel or dual pixel output Output signals drive current and slew rate control Phase delay adjustment for accessing clock to external LCD Dithering function supports 24-bit quality for 18-bit panel Mute display control Display Video Special mode Control 0x14C Reserved Bits 7-0 Name 0x14D Bits 3-0 Description Reserved Name Reserved 7-0 Default: 0000 0000B Reserved 0x14F R Description 0x14E R/W Reserved Bits Name 7-0 Default: XXXX 0000B Display General Control 0x150 Bits 7 R Name DP_BIT_SHF 2006-02-09 R/W Description Reserved Display Control R/W Description When display bus is 6-bit/color, this bit enable will shift the data RA[7:2], GA[7:2], BA[7:2] to RA[5:0], GA[5:0], BA[5:0] and RB[7:2], GB[7:2], BB[7:2] to RB[5:0], GB[5:0], BB[5:0]. When display bus is 8-bit/color, this bit enable will rotate the data RA[7:0], GA[7:0], BA[7:0] and RB[7:0], GB[7:0], BB[7:0] 131 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6 5 4 3 DP_COLDEP 2 DP_BUSWID 1 DP_DE 0 DP_EN to right 2 bits 0 = Normal 1 = Shift / Rotate Reserved Reserved Reserved Display Color Depth 0 = 8-bit/color 1 = 6-bit/color Display Bus Width 0 = Double pixel 48-bit 1 = Single pixel 24-bit Panel supports DE mode 0 = Panel supports Sync mode, display Hs/Vs signal is at normal state 1 = Panel supports DE mode, display Hs/Vs signal will be pulled low Display Enable 0 = Disable. Tri-state control lines and data lines. 1 = Enable Default: 011X 0000B 0x151 Reserved Bits Name 7-0 Default: 0000 0000B 0x152 Description Reserved Bits Name 7-0 Default: 0000 0000B 0x153 R/W Description Reserved Bits Name 3-0 Default: XXXX 0000B 0x154 Bits 7-4 R/W R/W Description Display Mute and Color Control Name DP_PATT [3:0] R/W Description Select built-in display pattern Pattern number = 0~15 If PATT_BK = Bank 0 0000 = Gamma Correction pattern 0001 = Dot Moiré 0010 = Vertical Line Moire (1B1W) 0011 = Vertical Line Moire (2B1W) 0100 = Vertical Line Moire (2B2W) 0101 = 256 V_Gray Bar 0110 = 256 H_Gray Bar 0111 = Horizontal Line Moire (1B1W) 1000 = Horizontal Line Moire (2B1W) 1001 = Horizontal Line Moire (2B2W) 2006-02-09 132 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1010 = Chat Pattern 1011 = White Pattern 11xx = Rectangular pattern, outline width is defined by xx bits. 00 = 1 pixel 01 = 3 pixels 10 = 5 pixels 11 = 7 pixels 3 PATT_BK 2 CBAR_EN 1-0 DP_MUTE [1:0] If PATT_BK = Bank 1 0000 = Black pattern 0001~1111 = Reserved Built-in pattern bank Select 0 = Bank 0 1 = Bank 1 Paste a Cross Bar on the built-in display pattern and the Bar’s gray level is controlled via CBAR_FG[7:0] register (0x15A) 0 = Disable 1 = Enable Display Mute Mode Select 00 = Normal display, RGB channel output controlled via DP_RGB 01 = Mute input with output built-in display pattern, pattern color decided by DP_RGB registers. (Display free-run) 10 = Mute input with output OSD and background color, background color decided by DP_BG_R/G/B registers. (Display free-run) 11 = Pull low all display signals including data, clock and control lines Default: 0000 0000B 0x155 Display Drive Control Bits 7 Name DCLK_SLEW 6-4 DCLK_DRV [2:0] 3 DOUT_SLEW 2-0 DOUT_DRV [2:0] R/W Description Select panel interface CLOCK slew rate 0: Fast 1: Slow Select panel interface CLOCK drive strength 000: 2mA 100: 10mA 001: 4mA 101: 12mA 010: 6mA 110: 14mA 011: 8mA 111: 16mA Select panel interface DATA slew rate 0: Fast 1: Slow Select panel interface DATA drive strength 000: 2mA 100: 10mA 001: 4mA 101: 12mA 010: 6mA 110: 14mA 011: 8mA 111: 16mA Default: 0100 0011B 0x156 Bits 7 Display Drive and Polarity Control Name DDE_POL 2006-02-09 R/W Description Display DE 1 = Active High 133 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6 DCLK_POL 5 DHS_POL 4 DVS_POL 3 DCTRL_SLEW 2-0 DCTRL_DRV [2:0] 0 = Active Low Display Clock 0 = Normal 1 = Inverted Display Hsync 1 = Active High 0 = Active Low Display Vsync 1 = Active High 0 = Active Low Select panel interface HS/VS/DE slew rate 0 = Fast 1 = Slow Select panel interface HS/VS/DE drive strength 000 = 2mA 100 = 10mA 001 = 4mA 101 = 12mA 010 = 6mA 110 = 14mA 011= 8mA 111 = 16mA Default: 1011 0010B 0x157 Bits 7 Display Clock and Data Delay Control R/W Name DOUT_STAG Description When dual-pixel/clock display output is enabled, staggering output format is supported to reduce the ground bounce that affects EMI. 0 = Normal 1 = Stagger 6-5 DCLK_SYNC_SEL Display clock synchronous mode select 00 = Display clock free-run 01 = Display clock is synchronized to input(default by TCON enable) 10 = Display clock free-run and DISP_DE synchronized to DISP_CLK 11 = Reserved 4-0 DCLK_DLY Select panel interface CLOCK delay time. (0.5nS/step) [4:0] 0~32 step Default: 0010 0000B 0x158 Bits 7-4 3 2 1 0 Display Dithering Control R/W Name Description DITH_MODE Dithering mode select [3:0] GAMMA_DITH_EN Gamma Dithering enable. 0 = Disable 1 = Enable DITH_8BIT/ Rounded 10 bit gamma data output to 8 bit for dithering GAMMA_RANDOM 0 = Disable 1 = Enable 8 Bit dithering If GAMMA_DITH_EN = “1” (0x158[3]), this bit is for gamma dithering random mode control DITH_TURBO DITH_EN Dithering enable. When DITH_EN =0, the LSB bits of display data will be truncated if display color depth is less than internal data resolution. 0 = Disable 2006-02-09 134 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1 = Enable Default: 0000 0000B 0x159 Display Channel Select Bits 7 Name INT_FAST_EN 6 5 MUTE_FR_EN 3 2-0 DP_RGB [2:0] R/W Description Mute mode with Free Run timing when graphic input sync fail 0: Disable 1: Enable Reserved Mute mode with Free Run timing Enable, this display Horizontal sync timing reference to Reg. 0x179~0x17A. 0: Disable 1: Enable Reserved Select RGB channel for display 000 = RGB normal display 001 = R channel only 010 = G channel only 011 = B channel only 100 = R & G channels 101 = R & B channels 110 = G & B channels 111 = RGB inverted display Default: 00XX X000B 0x15A Bits 7-0 Cross Bar Gray Level Name CBAR_FG [7:0] 2006-02-09 R/W Description Select the foreground gray level of Cross Bar for burn-in display pattern. R=G=B= 0~255 135 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 DH_TOTAL DH_ACT_BEG DH_HS_WID DH_ACT_WID DV_BG_BEG DV_TOTAL Active Window DV_ACT_BEG Display Background Window DV_ACT_LEN DV_BG_BEG DV_BG_LEN DV_VS_WID DH_BG_WID DE Display Timing Control Figure 9.24-1 Display Timing Display Sync Timing Control 0x15B Bits 7-0 Name DV_TOTAL [7:0] Default: 0000 0000B 0x15C Bits 2-0 Name DV_TOTAL [10:8] Default: XXXX X000B 0x15D Bits 7-0 Name DV_VS_WID [7:0] Default: 0000 0000B 0x15E Bits 7-0 Name DH_TOTAL [7:0] Default: 0000 0000B 0x15F 2006-02-09 Display Vertical Total –lo R/W Description Display Vertical Total Lines. DV_TOTAL = 3 means there are 4 total lines. Display Vertical Total –hi R/W Description MSB of DV_TOTAL Display VSYNC Pulse Width R/W Description Display VSYNC Pulse Width. DV_VS_WID =3, means pulse width is 3 lines wide. Display Horizontal Total –lo R/W Description Display Horizontal Total Pixels. DH_TOTAL = 3 means there are 4 total pixels. Display Horizontal Total –hi 136 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 3-0 Name DH_TOTAL [11:8] Default: XXXX 0000B 0x160 Description MSB of DH_TOTAL Display HSYNC Pulse Width Bits 7-0 Name DH_HS_WID [7:0] Default: 0000 0000B Description Display HSYNC Pulse Width. DH_HS_WID =3, means pulse width is 3 pixels wide. 0x161H Bits 7-2 1 0 R/W R/W Name Description Reserved DR_VUPDATE_EN Display Registers update enable on next DVS when V_BOUBLE_EN = “1” DR_VDOUBLE_EN Display Registers update on next DVS enable, When this bit enable will causes display registers update on next DVS. Otherwise, display registers will direct update. 0 = Disable 1 = Enable Default: 0000 0000B Display Background Window Control 0x162 Display Background Window Vertical Begin –lo Bits 7-0 Name DV_BG_BEG [7:0] R/W Description Display Background Window Vertical Begin. DV_BG_BEG indicates how many lines to wait after DVSYNC leading edge before starting image display. DV_BG_BEG =3, means waiting 3 lines to begin display. Default: 0000 0000B 0x163 Display Background Window Vertical Begin –hi Bits 2-0 Name DV_BG_BEG [10:8] Default: XXXX X000B 0x164 Description MSB of DV_BG_BEG Display Background Window Vertical Length –lo Bits 7-0 Name DV_BG_LEN [7:0] Default: 0000 0000B 0x165 R/W Description Display Background Window Vertical Length. DV_BG_LEN indicates how many lines to display. DV_BG_LEN =3, means displaying 3 lines. Display Background Window Vertical Length –hi Bits 2-0 Name DV_BG_LEN [10:8] Default: XXXX X000B Description MSB of DV_BG_LEN 0x166 Display Background Window Horizontal Begin –lo Bits R/W Name 2006-02-09 R/W R/W Description 137 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-0 DH_BG_BEG [7:0] Display Background Window Horizontal Begin. DH_BG_BEG indicates how many pixels to wait after DHSYNC leading edge before starting image display. DH_BG_BEG =3, means waiting 3 pixels to begin display. Default: 0000 0000B 0x167 Display Background Window Horizontal Begin –hi Bits 3-0 Name DH_BG_BEG [11:8] Default: XXXX 0000B Description MSB of DH_BG_BEG 0x168 Display Background Window Horizontal Width –lo Bits 7-0 Name DH_BG_WID [7:0] Default: 0000 0000B Description Display Background Window Horizontal Width. DV_BG_WID indicates how many pixels to display. DV_BG_WID =3, means displaying 3 pixels. 0x169 Display Background Window Horizontal Width –hi Bits 3-0 Description MSB of DH_BG_WID Name DH_BG_WID [11:8] Default: XXXX 0000B 0x16A R/W R/W R/W R/W Bits 7-5 4 Name 3 DP_BYTE_SWAPB 2 DP_BYTE_SWAPA 1 DP_BIT_SWAPB 0 DP_BIT_SWAPA DP_PORT_SWAP Description Reserved A /B Port Swap Control 0: Normal 1: A/B Port Swap Display Bus Port B Byte Swap Control 0: Normal 1: B Port R/B Channel Byte Swap Display Bus Port A Byte Swap Control 0: Normal 1: A Port R/B Channel Byte Swap Display Bus Port B Bit Swap Control 0: Normal 1: B Port Bit Swap Display Bus Port A Bit Swap Control 0: Normal 1: Port A Bit Swap (RGB bit7~bit0 in 8 bit Mode, bit5~bit0 in 6 bit Mode) Default: XXX0 0000B Display Background Color Control 0x16B Display Background Color - Red Bits 7-0 Name DP_BG_R [7:0] Default: 0000 0000B 0x16C 2006-02-09 R/W Description Display Background Window Red Color. Display Background Color - Green 138 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-0 Name DP_BG_G [7:0] Default: 0000 0000B 0x16D Description Display Background Window Green Color. Display Background Color - Blue Bits 7-0 Name DP_BG_B [7:0] Default: 0000 0000B R/W Description Display Background Window Blue Color. Graphic Display Active Window Control 0x16E Graphic Display Window Control Bits 7 Name VD_EN 6 GD_PRIO 5 GD_FRM_INV 4 GD_DEALT_SP 3 GD_DEALT 2-1 GD_FLD [1:0] 0 GD_EN R/W Description Video Display Window Enable 0 = Disable 1 = Enable When Graphic Display and Video Display are both enabled, the priority decides which one has higher priority to display for image overlap area. 0 = Graphic 1 = Video Select the frame signal polarity to display for alternate sampling mode 0 = Normal 1 = Invert Spatial de-alternating mode enable 0 = Disable 1 = Enable Display de-alternating function enable 0 = Disable 1 = Enable Select the field to display for interlaced graphic input 00 = Display both odd and even field mode 01 = Display only odd field mode 10 = Display only even field mode 11 = Spatial Interpolation mode Graphic Display Window Enable 0 = Disable 1 = Enable Default: X000 0110B 0x16F Bits 7-0 Graphic Display Active Window Vertical Begin –lo Name GDV_ACT_BEG [7:0] R/W Description Graphic Display Active Window Vertical Begin. GDV_ACT_BEG indicates how many lines to wait after DVSYNC leading edge before starting graphic image display. GDV_BG_BEG =3, means waiting 3 lines to begin display. Default: 0000 0000B 0x170 Bits 2-0 Graphic Display Active Window Vertical Begin –hi Name GDV_ACT_BEG [10:8] 2006-02-09 R/W Description MSB of GDV_ACT_BEG 139 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Default: XXXX X000B 0x171 Graphic Display Active Window Vertical Length –lo Bits 7-0 Name GDV_ACT_LEN [7:0] Default: 0000 0000B Description Graphic Display Active Window Vertical Length. GDV_ACT_LEN indicates how many lines to display. GDV_ACT_LEN =3, means displaying 3 lines. 0x172 Graphic Display Active Window Vertical Length –hi Bits 2-0 Name GDV_ACT_LEN [10:8] Default: XXXX X000B Description MSB of GDV_ACT_LEN 0x173 Graphic Display Active Window Horizontal Begin –lo Bits 7-0 Name GDH_ACT_BEG [7:0] R/W R/W R/W Description Graphic Display Active Window Horizontal Begin. GDH_ACT_BEG indicates how many pixels to wait after DHSYNC leading edge before starting graphic image display. GDH_ACT_BEG =3, means waiting 3 pixels to begin display. Default: 0000 0000B 0x174 Graphic Display Active Window Horizontal Begin –hi Bits 3-0 Name GDH_ACT_BEG [11:8] Default: XXXX 0000B Description MSB of GDH_ACT_BEG 0x175 Graphic Display Active Window Horizontal Width –lo Bits 7-0 Name GDH_ACT_WID [7:0] R/W R/W Description Graphic Display Active Window Horizontal Width. GDH_ACT_WID indicates how many pixels to display. GDH_ACT_WID =3, means displaying 3pixels. Default: 0000 0000B 0x176 Graphic Display Active Window Horizontal Width –hi Bits 3-0 Description MSB of GDH_ACT_WID Name GDH_ACT_WID [11:8] Default: XXXX 0000B 0x177 Bits 7-0 Reserved Name LOCK_RD_H [7:0] 0x178 Bits 7-4 R/W R Description Lock H position read back low byte Reserved Name LOCK_RD_V [3:0] 2006-02-09 R Description Lock V position read back 140 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 3-0 LOCK_RD_H [11:8] Free Run Htotal Control 0x179 Bits 7-0 Name FRH_TOTAL [7:0] Lock H position read back high byte Free Run Horizontal Total –lo R/W Description Free Run Horizontal Total Pixels. This register is used when MUTE_FR_EN = “1” (Reg. 0x159[5]). DH_TOTAL = 3 means there are 4 total pixels. Default: 0000 0000B 0x17A Free Run Horizontal Total –hi Bits 3-0 Name FRH_TOTAL [11:8] Default: XXXX 0000B 0x17B~0x181 Bits Name 7-0 Default: 0000 0000B R/W Description MSB of DH_TOTAL Reserved R/W Description Auto Control H-total Read Back 0x182 Reserved for Scaler Bits 7-0 Name 0x183 Bits 3-0 R Description Reserved for Scaler Name R Description Residual Display HSYNC Control 0x184 Reserved for Scaler Bits 7-0 Name 0x185 Bits 3-0 Description Reserved for Scaler Name 0x186 Bits 4 3-2 1 0 R R Description Reserved for Scaler Name 2006-02-09 R/W Description 141 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Default: XXX0 0000B 0x187 Bits Reserved Name R/W Description Default: 0000 0000B 0x188 Bits 4 3-1 0 VCR Control Name SC_MUTE_DIS Description Scaler mute disable VCR_EN VCR input mode enable control 0 = Disable 1 = Enable R/W Default: 0000 0000B 0x189 Bits Name 7-0 Default: 0000 0000B Reserved for Scaler Description 0x18A Bits Name 3-0 Default: XXXX 0000B Reserved for Scaler Reserved for Scaler Reserved for Scaler R/W Description 0x18D Residual DHS Average Increment Bits 5 4 Name Description DHS_H_PORCH_SEL 3-2 DHS_TOTAL_SELECT [1:0] Residual Display HSYNC Area Select 0 = Front Porch 1 = Back Porch Force Htotal control 00 = default auto Htotal 01 = force odd Htotal 10 = force even Htotal 2006-02-09 R/W Description 0x18C Bits Name 3-0 Default: XXXX 0000B R/W Description 0x18B Bits Name 7-0 Default: 0000 0000B R/W 142 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1-0 DHS_DIST_LEN [1:0] When DHS_DIST = 10, this register indicates the increment value for average. 00 = 1-pixel 01 = 2-pixel 10 = 3-pixel 11 = 4-pixel Default: XXX0 0000B FIFO Over/Under-flow Interrupt 0x18E FIFO Interrupt Flag Bits 1 0 Name INT_FFOV INT_FFUN 0x18E Description FIFO over-flow interrupt flag FIFO under-flow interrupt flag FIFO Interrupt Flag Clear Bits Name 1 CLR_FFOV 0 CLR_FFUN Default: XXXX XX00B 0x18F W Description Writing ‘1’ will clear INT_FFOV flag Writing ‘1’ will clear INT_FFUN flag FIFO Interrupt Enable Bits Name 1 INT_FFOV_EN 0 INT_FFUN_EN Default: XXXX XX00B 0x190 Bits 7-5 4 R R/W Description FIFO over-flow interrupt enable FIFO under-flow interrupt enable FIFO Control 1 Name Description FIFO_CLK_SWP FIFO reference clock switch point 0 = End of the input active 1 = End of the output active R/W 3 2 GR_VD_CLK_POL 0 = Normal 1 = Inverted GR_UP_CLK_POL 0 = Normal 1 = Inverted GR_BK_CLK_POL 0 = Normal 1 = Inverted 1 0 Default: 0000 0000B 0x191 Bits 7 6 5 4 FIFO Control 2 Name BP_VI BP_HI BP_SRGB BP_VC 2006-02-09 R/W Description Bypass the VI data and power down the clock Bypass the HI data and power down the clock Bypass the SRGB data and power down the clock Bypass the VC data and power down the clock 143 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 3 2 BP_HC Bypass the HC data and power down the clock FIFO reference clock control auto select enable GR_AUTO_CLK 0 = Disable 1 = Enable 1-0 FIFO reference clock control source select 00 = Graphic clock GR_FIFO_CLK_SEL 01 = Video clock [1:0] 10 = 11 = Default: 0000 0100B 0x192 Bits 7-0 Reserved for Scaler Name Description 0x193 Bits 7-4 3-0 Reserved for Scaler Name Reserved for Scaler Name R Description 0x195 Bits 7-4 3-0 R Description Reserved 0x194 Bits 7-0 R Reserved for Scaler Name R Description Reserved 9.25. Sync Processor H/V sync frequency counter & polarity detection H/V sync frequency change detection Composite/separate auto-switch Interlaced/progressive input detection Programmable free-run H/V frequency Status change interrupt Graphic Sync Processor Control 0x196 Bits 7 Name DVI_SYNC_SEL 6 GI_ADCHS_INV 2006-02-09 Graphic SYNC Processor Control 1 R/W Description Select the SYNC input source when DVI interface is enabled. 0 = From DVI DE signal 1 = From DVI HS/VS signal Invert the ADC_HS polarity 0 = Normal 1 = Invert 144 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 5-4 GI_HS_SRC [1:0] 3-2 GI_VCNT_BIT [1:0] 1-0 GI_SYNC_TYPE [1:0] Select the HSYNC input source to sync processor and core logic. 00 = ADC_HS -> sync processor and core logic 01 = RAW_HS -> sync processor and core logic 10 = RAW_HS -> sync processor and ADC_HS -> core logic 11 = SOG_HS-> sync processor and core logic Select the bit number of GI_VCNT. 00 = 11-bit. Overflow freq = 27.32Hz 01 = 12-bit. Overflow freq = 13.66Hz 1X = 13-bit. Overflow freq = 6.83Hz Graphic sync type select. 00 = Separate SYNC 01 = Composite SYNC 1X = Auto detection and switch Default: 00010110B 0x197 Graphic SYNC Processor Control 2 Bits 7 Name COAST_EN 6 5 SYNC_OUT_SEL [0] GI_VRUN_EN 4 GI_HRUN_EN 3 GI_VSO_POL 2 GI_HSO_POL 1 GI_VSO_EN 0 GI_HSO_EN R/W Description COAST output enable for ADCPLL free run 0 = Disable 1 = Enable Internal SYNC signal selection VSYNC output free run enable 0 = Disable 1 = Enable HSYNC output free run enable 0 = Disable 1 = Enable VSYNC output polarity control 0 = Active low 1 = Active high HSYNC output polarity control 0 = Active low 1 = Active high VSYNC output enable 0 = Disable 1 = Enable HSYNC output enable 0 = Disable 1 = Enable Default: 1000 1111B Interlace Detector Control 0x198 Graphic Field Decision Window Bits 7-4 3-0 Name GI_FLD_WINEDN [3:0] GI_FLD_WINBEG [3:0] 2006-02-09 R/W Description Define the end position of graphic field decision window. The G_HS period is divided into 16 segments; a field decision window is defined by GI_FLD_WINBEG and GI_FLD_WINEND. GI_FLD_WINBEG defines the window begin position, and GI_FLD_WINEND defines the end position. If the G_VS reference edge locates inside the window, it means 145 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 ODD field. Default: 0100 1100B 0x199 Bits 6 Graphic SYNC Processor Control 3 R/W Name SYNC_OUT_SEL [1] Description Internal SYNC signal selection 0 = Disable 1 = Enable 5 HSYNC_CNT_MOD Hsync period counter measurement mode. 0 = Counter mode 1 = Time mode 4-2 Reserved 1 GI_FLD_EDGE Select the reference edge of VSYNC in Graphic Field Detector 0 = Leading edge 1 = Trailing edge 0 GI_FLD_INV Invert the polarity of Graphic Field Detector output signal 0 = Normal 1 = Invert Default: X00X XX00B Sync Status 0x19A Bits 7 Name GI_VCNT_OV 6 GI_HCNT_OV 5 GI_CSPRE 4 GI_VPRE 3 GI_HPRE 2 GI_INTE 1 GI_VPOL 0 GI_HPOL 2006-02-09 Graphic Sync Processor Status R Description GI_VCNT overflow flag 0 = Non-overflow 1 = Overflow GI_HCNT overflow flag 0 = Non-overflow 1 = Overflow Composite SYNC present flag 0 = Non-present 1 = Present VSYNC present flag 0 = Non-present 1 = Present HSYNC present flag 0 = Non-present 1 = Present Interlace input detected flag 0 = Progressive input 1 = Interlaced input VSYNC polarity 0 = Active low 1 = Active high HSYNC polarity 0 = Active low 1 = Active high 146 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 HS/VS H/VSCNT 0 0 0 0 0 0 0 1 0 0 0 2 1 F F F 0 0 0 0 1 F F 0 1 F F 1 H/VSCNT_OV Figure 9.25-1 H/V Sync Counter 0x19B Bits 7-0 Name GI_HCNT [7:0] 0x19C Bits 4-0 Name GI_HCNT [12:8] Name GI_VCNT [7:0] R Description MSB of GI_HCNT R Description Vsync period counter. GI_VCNT is a 12-bit counter; counter value is the number of clock (=REFCLK/256) between two VSYNC pulses. Vfreq = REFCLK/(256 x GI_VCNT) Graphic VSYNC Counter -hi Name GI_VCNT [12:8] H/V Free Run Divider 0x19F Bits 7-0 Description Hsync period counter. GI_HCNT is the number of clock (=REFCLK/4) in the period of 32x HSYNC. Hfreq = (REFCLK x 32)/(4 x GI_HCNT) Hz Graphic VSYNC Counter -lo 0x19E Bits 4-0 R Graphic HSYNC Counter -hi 0x19D Bits 7-0 Graphic HSYNC Counter -lo Name HFREE_DIV [7:0] R Description MSB of GI_VCNT. HSO Free Run Divider -lo R/W Description HSYNC output free-run divider value. HSYNC pulse width = 15x REFCLK Hfreq (free-run) = REFCLK/(HFREE_DIV+1) 0~511 Default: 0010 0111B 0x1A0 HSO Free Run Divider -hi Bits 0 Description MSB of HFREE_DIV Name HFREE_DIV [8] Default: XXXX XXXX1B 2006-02-09 147 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x1A1 Bits 7-0 VSO Free Run Divider -lo Name VFREE_DIV [7:0] R/W Description VSYNC output free-run divider value. VSYNC pulse width = 3x HFREE Vfreq (free-run) = Hfreq (free-run)/ (VFREE_DIV+1) 0~2048 Default: 0010 0110B 0x1A2 VSO Free Run Divider -hi Bits 2-0 Description MSB of VFREE_DIV H/V Present Threshold 0x1A3 HSYNC Present Low Count Threshold Name VFREE_DIV [10:8] Default: XXXX X011B Bits 6-0 Name HPRE_THR_LO [6:0] R/W R/W Description Hsync non-present counter threshold 1 (0H)~127 (7EH) Not-present when Hfreq < REFCLK / (4 x 8192 x HPRE_THR_LO) Hz Default: X010 1101B 0x1A4 Bits 6-0 HSYNC Present High Count Threshold Name HPRE_THR_HI [6:0] R/W Description Hsync present counter threshold 1 (0H)~127 (7EH) Present when Hfreq > REFCLK / (4 x 8x HPRE_THR_HI) Hz Default: X010 1100B 0x1A5 Bits 6-0 VSYNC Present Low Count Threshold Name VPRE_THR_LO [6:0] R/W Description Vsync non-present counter threshold 1 (0H)~127 (7EH) Not-present when Vfreq < REFCLK / (4 x 8192 x VPRE_THR_LO) Hz Default: X010 1100B 0x1A6 Bits 6-0 VSYNC Present High Count Threshold Name VPRE_THR_HI [6:0] R/W Description Vsync present counter threshold 1 (0H)~127 (7EH) Present when Vfreq > REFCLK / (4 x 2048x VPRE_THR_HI) Hz Default: X010 1100B H/V Frequency Change Threshold 0x1A7 HSYNC Freq Change Threshold R/W Bits 7-0 Name HCNT_THR [7:0] Default: 0000 0000B Description HSYNC counter value change threshold for mode change detection. 1~256 0x1A8 VSYNC Freq Change Threshold 2006-02-09 148 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits 7-5 Name H_CHANG_CNT 4-0 VCNT_THR [4:0] Default: 0000 0000B Interrupt Control 0x1A9 Bits 7 Name INT_INV 5 INT_VFREQ_EN 4 INT_HFREQ_EN 3 INT_VPOL_EN 2 INT_HPOL_EN 1 INT_VEDGE_EN 0 INT_HEDGE_EN Description The INT_HFREQ will occur if the times out of HSYNC frequency change time are more than CHANG_CNT setting. 000~111: 1, 4, 8, ~ 28 times VSYNC counter value change threshold for mode change detection. 1~32 SYNC Interrupt Enable 1 R/W Description Invert the polarity of IRQn output signal 0 = Normal 1 = Invert VSYNC frequency change interrupt enable 0 = Disable 1 = Enable HSYNC frequency change interrupt enable 0 = Disable 1 = Enable VSYNC polarity change interrupt enable 0 = Disable 1 = Enable HSYNC polarity change interrupt enable 0 = Disable 1 = Enable VSYNC rising edge occur interrupt enable 0 = Disable 1 = Enable HSYNC rising edge occur interrupt enable 0 = Disable 1 = Enable Default: 0000 0000B 0x1AA SYNC Interrupt Enable 2 Bits 4 Name INT_DVIPRE_EN 3 INT_ISPRE_EN 2 INT_CSPRE_EN 1 INT_VPRE_EN 0 INT_HPRE_EN 2006-02-09 R/W Description DVI SYNC present or non-present interrupt enable 0 = Disable 1 = Enable Interlaced SYNC present or non-present interrupt enable 0 = Disable 1 = Enable Composite SYNC present or non-present interrupt enable 0 = Disable 1 = Enable VSYNC present or non-present interrupt enable 0 = Disable 1 = Enable HSYNC present or non-present interrupt enable 0 = Disable 1 = Enable 149 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Default: XXX0 0000B 0x1AB SYNC Interrupt Flag 1 Bits Name 5 INT_VFREQ 4 INT_HFREQ 3 INT_VPOL 2 INT_HPOL 1 INT_VEDGE 0 INT_HEDGE Default: 0000 0000B Description VSYNC frequency change interrupt HSYNC frequency change interrupt VSYNC polarity change interrupt HSYNC polarity change interrupt VSYNC rising edge occur interrupt HSYNC rising edge occur interrupt 0x1AC SYNC Interrupt Flag 2 Bits Name 4 INT_DVIPRE 3 INT_ISPRE 2 INT_CSPRE 1 INT_VPRE 0 INT_HPRE Default: XXX0 0000B Description DVI SYNC present or non-present interrupt Interlaced SYNC present or non-present interrupt Composite SYNC present or non-present interrupt VSYNC present or non-present interrupt HSYNC present or non-present interrupt 0x1AB SYNC Interrupt Flag 1 Clear Bits Name 5 CLR_VFREQ 4 CLR_HFREQ 3 CLR_VPOL 2 CLR_HPOL 1 CLR_VEDGE 0 CLR_HEDGE Default: 0000 0000B Description Writing ‘1’ will clear INT_VFREQ flag Writing ‘1’ will clear INT_HFREQ flag Writing ‘1’ will clear INT_VPOL flag Writing ‘1’ will clear INT_HPOL flag Writing ‘1’ will clear INT_VEDGE flag Writing ‘1’ will clear INT_HEDGE flag 0x1AC SYNC Interrupt Flag 2 Clear Bits Name 4 CLR_DVIPRE 3 CLR_ISPRE 2 CLR_CSPRE 1 CLR_VPRE 0 CLR_HPRE Default: XXX0 0000B Description Writing ‘1’ will clear INT_DVIPRE flag Writing ‘1’ will clear INT_ISPRE flag Writing ‘1’ will clear INT_CSPRE flag Writing ‘1’ will clear INT_VPRE flag Writing ‘1’ will clear INT_HPRE flag 0x1AD R R W W DVI Sync Status Bits 2 Name DVI_SQ 1 DVI_DEPOL 2006-02-09 R Description DVI signal quality 0 = lower than threshold 1 = higher than threshold DVI DE polarity. (Read Only) 0 = Active low 1 = Active high 150 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0 DVI_SCDT DVI Sync Detect. (Read Only) 0 = When DE is inactively, indicating the link is down 1 = When DE is actively toggling indicating that the link is alive. The SCDT output itself, however, remains in the active mode at all times. Video Sync Processor Control 0x1AE Bits 2 Name VI_INTE 1 VI_VPOL 0 VI_HPOL 0x1AF Video Sync Processor Status R Description Interlace input detected flag 0 = Progressive input 1 = Interlaced input VSYNC polarity 0 = Active low 1 = Active high HSYNC polarity 0 = Active low 1 = Active high HS Auto De-bouncing Bits Name 7 6 5 4 3 2 DEBOUNCE_EN 1 0 Default: 0100 1100B Description Front status Back status Manual delay enable Manual enable Faster V change interrupt mode enable De-bounce enable Faster H change interrupt mode enable Composite H insertion mode 0x1B0 Field Polarity Control Bits 1 Name VI_FLD_EDGE 0 VI_FLD_INV R/W R/W Description Select the reference edge of VSYNC in Video Field Detector 0 = Leading edge 1 = Trailing edge Invert the polarity of Video Field Detector output signal or external EXFLD input signal. 0 = Normal 1 = Invert Default: XXXX XX00B 0x1B1 Bits Name 7-0 GI_HS_WID [7:0] Hsync Pulse width counter R/W Description Hsync pulse width counter. GI_HS_WID is the number of REFCLK in the period of HSYNC. Hpswid = (1/REFCLK x GI_HS_WID) Default: 0000 0000B 0x1B2 2006-02-09 Vsync Pulse width counter 151 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits Name 7-0 GI_VS_WID [7:0] Default: 0000 0000B Description Vsync pulse width counter. GI_VS_WID is the number of clock in the period of HSYNC. 0x1B3 R/W Bits Name 7-0 PRE_COAST Description Sets the number of Hsync periods that coast becomes active prior to Vsync. Default: 0000 0000B 0x1B4 R/W Bits Name 7-0 POS_COAST Default: 0000 0000B Description Sets the number of Hsync periods that coast stays active following Vsync. 0x1B5 Graphic VTotal Counter-lo Bits Name 7-0 GI_VTOTAL [7:0] Default: 0000 0000B R Description Vertical total counter. GI_VTOTAL is an 11-bit counter, counter value is the number of Hsync between two VSYNC pulses. 0x1B6 Graphic VTotal Counter-hi Bits Name 2-0 GI_VTOTAL [10:8] Default: 0000 0000B R Description MSB of GI_VTOTAL 0x1B7 Reserved Bits Name R/W Description Default: 0000 0000B 9.26. LVDS Output Control 0x1B8 Bits 7 6 5-3 LVDS Output Control R/W Name Description LVDS_POL_SWAP LVDS Channel Polarity Swap (Positive/Negative) 0 = Normal 1 = Enable LVDS_CH_SWAP LVDS Channel Swap 0 = Normal 1 = Enable, When enable, T0/T3 swap, TCLK1/T1 swap, T4/T7 swap, TCLK2/T5 swap LVDS_LEVEL Fine tune LVDS output differential voltage [2:0] 000: Standard output 200 mVp-p 001: Output 250 mVp-p 010: Output 300 mVp-p 011: Output 450 mVp-p 100~111: reserved 2006-02-09 152 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 2-1 LVDS_ICO [1:0] 0 LVDS_RFB Charge pump current 00 : 100uA 01 : 200uA 10 : 400uA 11 : 800uA Data strobe edge selection 0 = falling edge strobe 1 = rising edge strobe Default: 0000 0000B 0x1B9 Display Output Interface Control Bits 7-6 5-2 1 Name 0 TCON_EN DOS_SEL R/W Description Reserved Display output interface selection when timing controller disable 0 = LVDS 1 = Reseved Timing controller enable 0 = Disable 1 = Enable Default: 0000 0000B 0x1BA~1BB Bits Name R/W Description Default: 0000 0000B 9.27. Auto offset Control 0x1BC Auto offset Control R/W Bits 7 Name Description AO_LINE_MODE_RDY Auto offset line mode ready, When detection is finished, this bit is set to “1” 6 AO_LINE_MODE Auto offset line mode enable 0 = Disable 1 = Enable 5:4 AO_MODE[1:0] 3 AO_POL 2 AO_DIR Reserved 1 AO_ACC_EN Auto offset 0 = Disable 1 = Enable 0 AO_EN Auto offset enable 0 = Disable 1 = Enable Default: 0000 0000B 0x1BD Bits Name 7-0 AO_RVALUE Default: 0000 0000B 2006-02-09 Auto offset target value of Red channel R/W Description 153 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x1BE Auto offset target value of Green channel Bits Name 7-0 AO_GVALUE Default: 0000 0000B 0x1BF R/W Description Auto offset target value of Blue channel Bits Name 7-0 AO_RVALUE Default: 0000 0000B 0x1C0 R/W Description Auto offset adjust value – Red channel R/W Bits Name Description 7-0 AO_ADJ_RVALUE Default: 0000 0000B 0x1C1 Auto offset adjust value – Green channel R/W Bits Name Description 7-0 AO_ADJ_GVALUE Default: 0000 0000B 0x1C2 Auto offset adjust value – Blue channel R/W Bits Name Description 7-0 AO_ADJ_RVALUE Default: 0000 0000B 0x1C3 Auto offset mid filte read back – Red channel R/W Bits Name Description 7-0 AO_MID_RVALUE Default: 0000 0000B 0x1C4 Auto offset mid value read back – Green channel R/W Bits Name Description 7-0 AO_MID_GVALUE Default: 0000 0000B 0x1C5 Auto offset mid value read back – Blue channel R/W Bits Name Description 7-0 AO_MID_RVALUE Default: 0000 0000B 0x1C6 Bits Scaler Test Register Name R/W Description Default: 0000 0000B 9.28. Data Tracking Control 0x1C7 Bits Name 7 DIT_TRACK4_EN 2006-02-09 Data Tracking Control R/W Description Dithering data output tracking enable 0: Disable 154 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 6 GAM_TRACK3_EN 5 OSD_TRACK2_EN 4 GO_TRACK1_EN 3-1 0 DATA_TRACK1_EN 1: Enable Gamma data output tracking enable 0: Disable 1: Enable OSD data output tracking enable 0: Disable 1: Enable Gain/Offset data output tracking enable 0: Disable 1: Enable Reserved Scaler tracking enable One 0: Disable 1: Enable Default: 0000 0000B 0x1C8~1CB Bits Name 7-0 DATA_MASK [7:0] Default: 0000 0000B 0x1CC Data Tracking Mask R/W Description Asynchronous Random dithering Control Bits Name 7-3 2 DP_ARD_EN 1 GA_ARD_EN 0 SRGB_ARD_EN Default: 0000 0000B R/W Description Reserved Display asynchronous random dithering enable Gamma asynchronous random dithering enable SRGB asynchronous random dithering enable 0x1CD~1CF Bits Name R/W Description Default: 0000 0000B 9.29. sRGB Control 0x1D0 Bits 7 6 5 4 3 2-1 sRGB Control R/W Name BF_SRGB_EN SRGB_TBL_SEL Description Bright frame sRGB enable sRGB access select 0: Normal sRGB 1: Bright frame sRGB SRGB_DITH_EN SRGB dithering enable RANDOM_DITH_EN Random dithering enable SRGB_FORCE_UPD Force update sRGB 0: Disable 1: Force update the sRGB Coefficient to H/W SRGB_BK_SEL Select sRGB converting tristimulus values bank 00 = R 01 = G 2006-02-09 155 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0 SRGB_En 10 = B 11 = Reserved sRGB Enable 0: Disable 1: Enable Default: XXXX 1000B 0x1D1 sRGB Transfer Coefficient R Channel – lo Bits 7-0 Name SRGB_COEF_R [7:0] Default: 0000 0000B 0x1D2 R/W Description sRGB Transfer R channel coefficient LSB -1024 ~ 1023 sRGB Transfer Coefficient R Channel – hi Bits 2-0 Name SRGB_COEF_R [10:8] Default: 0000 0000B 0x1D3 R/W Description MSB of SRGB_COEF_R sRGB Transfer Coefficient G Channel – lo Bits 7-0 Name SRGB_COEF_G [7:0] Default: 0000 0000B 0x1D4 R/W Description sRGB Transfer GIN coefficient LSB -1024 ~ 1023 sRGB Transfer Coefficient G Channel – hi Bits 2-0 Name SRGB_COEF_G [10:8] Default: 0000 0000B 0x1D5 R/W Description MSB of SRGB_COEF_G sRGB Transfer Coefficient B Channel – lo Bits 7-0 Name SRGB_COEF_B [7:0] Default: 0000 0000B 0x1D6 R/W Description sRGB Transfer BIN coefficient LSB -1024 ~ 1023 sRGB Transfer Coefficient B Channel – hi Bits 2-0 Name SRGB_COEF_B [10:8] Default: 0000 0000B 0x1D7 R/W Description MSB of SRGB_COEF_B sRGB Offset Coefficient R/W Bits Name Description 2-0 SRGB_COEF_OFFSET The offset coefficient of sRGB matrix [7:0] Default: 0000 0000B 0x1D8 Bits sRGB Dithering Control 1 Name 2006-02-09 R/W Description 156 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-6 5-4 DITH_10 3 2-0 DITH_01 Default: 0000 0000B 0x1D9 0x1DA Name MIX_DITH_EN 0x1DB Description R/W Description Reserved Display Mix mode Dithering Enable 0: Disable 1: Enable Random dithering mode enable Static dithering active period counter Random dithering active period counter Gamma Dithering Control Bits Name 7 RANDOM_EN 6 5-4 DITH_10 3 2-0 DITH_01 Default: 0000 0000B 0x1DC Bits 7-0 R/W Display Random Dithering Control 4 RANDOM_EN 3-2 STATIC_CNT 1-0 RANDOM_CNT Default: 0000 0000B R/W Description 2D Random mode enable Reserved “10” dithering type Reserved “01” dithering type Scaler Misc. Odd Read Back and Control Name MISC_O_RD [7:0] 0x1DD R Description Misc. odd read back low byte Scaler Misc. Odd Read Back and Control Bits 7 Name MISC_O_EN 3-0 MISC_O_RD [11:8] 0x1DE Bits 7-0 “01” dithering type sRGB Dithering Control 2 Bits Name 3-0 DITH_OPT Default: 0000 0000B Bits 7-6 5 Reserved “10” dithering type R/W Description Misc. odd control enable 0 = Disable 1 = Enable Misc. odd read back low byte Scaler Misc. Even Read Back and Control Name MISC_E_RD [7:0] 2006-02-09 R Description Misc. even read back low byte 157 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x1DF Scaler Misc. Even Read Back and Control Bits 7 Name MISC_E_EN 3-0 MISC_E_RD [11:8] 2006-02-09 R/W Description Misc. even control enable 0 = Disable 1 = Enable Misc. even read back low byte 158 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9.30. Test Mode 0x1E0H Reserved Bits Name 7-0 Default :0000 0000B Description Reserve 0x1E1H Reserved Bits Name 7-0 Default :0000 0000B Description Reserve R/W R/W 0x1E2 Test Mode Control 1 Bits Name 7 Default：0000 0000B Description Reserve 0x1E3 Reserved Bits Name 7 6 5 4 3 2 1 0 Default：XX00 0X00B Description Reserve Reserve Reserve Reserve Reserve Reserve Reserve Reserve 0x1E4 Reserved Bits Name 7 6 5-4 3 2-1 0 Default：0000 0000B Description Reserve Reserve Reserve Reserve Reserve Reserve 0x1E5 Reserved Bits 7 6 5 4 3 2 1 0 Name 2006-02-09 R/W R/W R/W R/W Description Reserve Reserve Reserve Reserve Reserve Reserve Reserve Reserve 159 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Default：00XX 000B 0x1E6 Bits 7 6 ADC test mode Control Name SYNC_HS_SEL 5 4 3-0 0 RSTB Default：X000 XXX1B Description Reserved Hsync2 selection 1: Hsync from sync process 0: Hsync from SOGI path Reserved Reserved Reserved Reset ADC data to low 0x1E7 Reserved Bits Name 7-0 Default：0100 XXXXB Description Reserve 0x1E8~1EA Reserved Bits Name 7-0 Default：XXXX XXXXB Description Reserved 0x1EB ADC Comparator Control Bits 7-2 1-0 Name Icomp[1:0] R/W R/W R/W R/W Description Reserve ADC comparator current control 00: 100 % 01: 114 % 10: 133 % 11: 80 % Default：0000 0000B 0x1EC ADC Test 1 Control Bits Name 7-0 Test1[7:0] Default：0000 0000B Description Test 1 Control 0x1ED Reserved Bits Name 7-0 Default：0000 0000B Description Reserve 0x1EE Reserved Bits Name 7-0 Default：0000 0000B Description Reserve 2006-02-09 R/W R/W R/W 160 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x1EF Reserved R/W Bits Name 7 HPLL_CK_TEST 6-0 Default：0000 0000B Description HPLL clock reconstructed and phase-aligned by TMDS PLL Reserved 0x1F0 Reserved Bits Name 7-0 Default：0000 0000B Description Reserve 0x1F1 Reserved Bits Name 7-6 5-4 3-2 1-0 Default：XX11 1111B Description Reserved Reserve Reserve Reserve 0x1F2 Reserved Bits 7-0 Name R/W R/W R/W Description Reserve Default：0000 000xB 0x1F3 Reserved Bits Name 7-2 1 0 Default：0000 0011B Description Reserved Reserve Reserve 0x1F4 Reserved Bits Name 7-0 Default：1000 0010B Description Reserve 0x1F5 LVDS control 1 Bits 7 6 5 4 Name Reg_125L Reg_125R EN_125 PULL_LOW R/W R/W R/W Description Display output power down buffer control 0: Tri-state output 1: pull low output 3 2-0 TEST T_S2 [2:0] Default：0000 0000B 2006-02-09 161 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x1F6 LVDS control 2 Bits 7-6 Name T_MON [1:0] 5-3 T_S0 [2:0] 2-0 T_S1 [2:0] Default：0000 0000B Description 0x1F7 LVDS control 3 Bits 7 Name PD_LV1 6 PD_LV2 5-0 Default：0000 0000B R/W R/W Description LV1 power control 0: Power down 1: Power up LV2 power control 0: Power down 1: Power up Reserve 0x1F8 Reserved Bits Name 7-0 Default：0000 0000B Description Reserve 0x1F9 Reserved Bits Name 7-0 Default：0000 0000B Description Reserve 0x1FC Reserved Bits Name 7-5 4 3 2 1 0 Default：XXX0 0000B Description Reserved Reserve Reserve Reserve Reserve Reserve 0x1FB LVDS PLL divider control Bits 7-5 4 3 2-1 Name LVDS_PLL_DIV [1:0] 2006-02-09 R/W R R R Description Reserved Reserve Reserve LVDS PLL frequency range 00: 80~180MHz 01: 40~80MHz 162 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0 LVDS_CLK_2X Default：XXXX X000B 10: 20~40MHz 11: 10~20MHz Reserve 0x1FF Accessing Register Page Enable Bits 7-2 1-0 R/W Name Description Reserve REG_PAGE_SEL Register Page Enable 00: Enable register Page0. 01: Enable register Page1. 10: Enable register Page2. 11: Reserved Default: XXXX XX00B 9.31. Timing Controller control 0x200 ~ 0x206: Output Format Control 0x200 Output Format Control 1 Bits 7 Name POL_INV 6 POL_EN R/W Description Polarity indication POL output polarity invert 0: Normal, POL output “High” when RGB data is inverted 1: Inverted, POL output “Low” when RGB data is inverted Polarity indication output enabled. 0: Disable 1: Enable 5 4 EXTRA_SP_HTOTAL 3 SP_GPO_STUCK 2-0 EXTRA_SP_CNT Extra one start pulse count (0~7) Default: 0000 0000B 0x201 Bits 7 Output Format Control 2 R/W Name WHITE_DATA Description 0:No white data. RA, GA, BA=RB, GB, BB=24’000000, when vertical blanking 1:Enable white data. RA, GA, BA=RB, GB, BB=24’FFFFFF, when vertical blanking 6 OUTPUT_POL_CRTL 0: POL output disable (internal pull low) 1: POL normal output 5 OUTPUT_SP_CRTL 0: SP output disable (internal pull low) 1: SP normal output 4 SPA_SPB_INV Star pulse output polarity invert 0:Normal, (default is active high) 1:Inverted 3 SP_RAISE_MODE SP raise mode (1: posedge 0:negedge) 2-0 SP_DUR[2:0] Fine tune SPA, SPB pulse width with pixel clock count Default: 0000 0000B 0x202 Bits Output Format Control 3 Name 2006-02-09 R/W Description 163 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-4 SPB_OFFSET[3:0] 3-0 SPA_OFFSET[3:0] Default: 0000 0000B 0x203 Data port B start pulse offset, active n clock before first RGB data Data port A start pulse offset, active n clock before first RGB data Output Format Control 4 Bits 7 Name RSDS_8BIT_EN 6 5 CLK_BLANK 4 3 CLKB_INV 2 CLKA_INV 1 CLKB_EN 0 CLKA_EN R/W Description RSDS 8 bit data output enable when single port 0: Disable 1: Enable Reserved 0:CLKA, CLKB normal output 1:CLKA, CLKB blank (force to low) when GPO4 = 1 Reserved 0:CLKB/RSCLKB normal output 1:CLKB/RSCLKB invert 0:CLKA/RSCLKA normal output 1:CLKA/RSCLKA invert 0:CLKB/RSCLKB disable 1:CLKB/RSCLKB enable 0:CLKA/RSCLKA disable 1:CLKA/RSCLKA enable Default: 0X00 0000B 0x204 Output Format Control 5 Bits 7 Name BIT_SWAP_OPT 6 EN_MASK_VACT 5 4 3 RSDS_SEL 2-0 RSDS_LEVEL [2:0] R/W Description Bit swap option 0: 6 Bit 1: 8 Bit Enable mask function 0: Disable 1: Enable Reserve Reserved 0:TCON output TTL mode 1:TCON output RSDS mode Fine tune RSDS output differential voltage 000: Standard output 200 mVp-p 001: Output 250 mVp-p 010: Output 300 mVp-p 011: Output 350 mVp-p 100: Output 400 mVp-p 101~111: Reserved Default: XXX0 0000B 0x205 Output Format Control 6 Bits 7 Name RSDSB_POL 6 RSDSA_POL 5 PA_PB_SWAP 2006-02-09 R/W Description 0: RSDS port B polarity normal operate 1: RSDS port B polarity inversion operate 0: RSDS port A polarity normal operate 1: RSDS port A polarity inversion operate Port A and Port B data swap 164 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 4 GA_GB_SWAP 3 PB_BYTE_SWAP 2 PB_BIT_SWAP 1 PA_BYTE_SWAP 0 PA_BIT_SWAP 0: Normal output 1: RA, GA, and BA Swap with RB, GB, and BB. RSR_A, RSG_A, RSB_A swap with RSR_B, RSG_B, RSB_B 0: Normal output 1: GA swap with GB RSG_A swap with RSG_B 0: Normal output 1: RB, GB, BB change into BB, GB, RB RSR_B, RSG_B, RSB_B change into RSB_B, RSG_B, RSR_B 0: Normal output 1: RB[0:7], GB[0:7], BB[0:7] change into RB[7:0], GB [7:0], BB[7:0]; RSR_B[0:3], RSG_B[0:3], RSB_B[0:3] Change into RSR_B[3:0], RSG_B[3:0], RSB_B[3:0] 0: Normal output 1: RA, GA, BA change into BA, GA, RA RSR_A, RSG_A, RSB_A change into RSB_A, RSG_A, RSR_A 0: Normal output 1: RA[0:7],GA[0:7],BA[0:7] change into RA[7:0], GA[7:0], BA[7:0]. RSR_A[0:3], RSG_A[0:3], RSB_A[0:3] Change into RSR_A[3:0], RSG_A[3:0], RSB_A[3:0] Default: 0000 0000B 0x206 Bits 7-5 4-1 0 Output Format Control 7 R/W Name Description Reserved MODE1_GPO_SEL GPO0~GPO8 select when Mode1 enable (Refer to 0x2□A) MODE1_HSTAER_HEND_SEL 0:HSTAR (Refer to 0x2□A) 1:HEND Default: 0000 0000B 0x207 Output Format Control 8 R/W Bits 7-4 Name Description RSDSB_CLKA_DELAY CLK / RSDS port B clock delay time. 0.5~16ns(0.5ns/step) [4:0] 3-0 RSDSA_CLKB_DELAY CLK / RSDS port A clock delay time. 0.5~16ns(0.5ns/step) [4:0] Default: 0000 0000B 0x208 Output Format Control 9 Bits 7 6 Name Description GPO_DIV_MODE 5 GPO_TRIGER_EDGE 4 GPO_EN 3 GPO_SLEW_RATE 0: Normal count 1: Divide clock count GPO trigger edge 0: posedge 1: negedge GPO output enable 0: GPO disable (internal pull low) 1: GPO enable 0: Fast 1: Slow 2006-02-09 165 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 GPO_DRV_STRENGTH GPO driver strength [2:0] 000: 2mA 100: 10mA 001: 4mA 101: 12mA 010: 6mA 110: 14mA 011: 8mA 111: 16mA Default: 0000 0000B 2-0 0x209 Output Format Control 10 Bits 7-0 Name LINE_BUFFER_LSB [7:0] Default: 0000 0000B 0x20A Name TCON_PD 6 DE_MASK_EN 5 DE_MODE 4 1-0 Description Line buffer size LSB Output Format Control 11 Bits 7 R/W R/W Description TCON power down control 0: Power up 1: Power down 0: Disable 1: Enable 0: DE mode 1: Sync mode LINE_BUFFER_MSB [9:8] Line buffer size MSB This number define how many contiguous pixels are output, this mode used on dual source driver display at the same time Default: XXXX XX00B 0x210 ~ 0x299: General Purpose Output Format Control GPO0 : Reg.FFH = xxxx,xx10, Address = 10H ~ 19H GPO1 : Reg.FFH = xxxx,xx10, Address = 20H ~ 29H GPO2 : Reg.FFH = xxxx,xx10, Address = 30H ~ 39H GPO3 : Reg.FFH = xxxx,xx10, Address = 40H ~ 49H GPO4 : Reg.FFH = xxxx,xx10, Address = 50H ~ 59H GPO5 : Reg.FFH = xxxx,xx10, Address = 60H ~ 69H GPO6 : Reg.FFH = xxxx,xx10, Address = 70H ~ 79H GPO7 : Reg.FFH = xxxx,xx10, Address = 80H ~ 89H GPO8 : Reg.FFH = xxxx,xx10, Address = 90H ~ 99H 0x2□0 Bits Name 7-0 VSTART_LSB Default: 0000 0000B 0x2□1 Bits Name 3-0 VSTART_MSB Default: XXXX 0000B 2006-02-09 Vertical Start - Low Byte R/W Description Fine tune GPO pulse start position from vertical scan Vertical Start - High Byte R/W Description Fine tune GPO pulse start position from vertical scan 166 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Vertical End - Low Byte 0x2□2 Bits Name 7-0 VEND_LSB Default: 0000 0000B Bits Name 3-0 VEND_MSB Default: XXXX 0000B Bits Name 7-0 HSTART_LSB Default: 0000 0000B Bits Name 3-0 HSTART_MSB Default: XXXX 0000B Bits Name 7-0 HEND_LSB Default: 0000 0000B Bits Name 3-0 HEND_MSB Default: XXXX 0000B 4 3 2 1 0 R/W Description Fine tune GPO pulse end position from horizontal scan GPO Output Format Control 1 0x2□8 R/W Description Fine tune GPO pulse end position from horizontal scan Horizontal End - High Byte 0x2□7 R/W Description Fine tune GPO pulse start position from horizontal scan Horizontal End - Low Byte 0x2□6 R/W Description Fine tune GPO pulse start position from horizontal scan Horizontal Start - High Byte 0x2□5 R/W Description Fine tune GPO pulse end position from vertical scan Horizontal Start - Low Byte 0x2□4 5 Description Fine tune GPO pulse end position from vertical scan Vertical End - High Byte 0x2□3 Bits 7-6 R/W R/W Name GPO_H_DUR Description GPO horizontal duration select 00:Horizontal duration in 1 H 01: Horizontal duration in 2 H 10: Horizontal duration in 3 H 11: Horizontal duration in 4 H HEND_EARLY 0:Hend early capability disable 1:Hend early capability enable HSTART_EARLY 0:Hstart early capability disable 1:Hstart early capability enable VEND_EARLY 0:Vend early capability disable 1:Vend early capability enable VSTART_EARLY 0:Vstart early capability disable 1:Vstart early capability enable GPO_TOGGLE 0:GPO toggle disable 1:GPO toggle enable GPO_POL_INV GPO output signal polarity invert 0: Normal, (default GPO active high) 2006-02-09 167 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1: Inverted Default: 0000 0000B GPO Output Format Control 2 0x2□9 7 GPO_EN 6 DOT_INV_SEL 5 4 3 RVS_RST_EN GPO_RST_EN GPO_MUTU 2 FAST_MUTE 1-0 GPO_COMB R/W GPO output enable 0: GPO enable 1: GPO disable (3-state) Dot inversion selection 0: 1-line dot inversion enable 1: 2-line dot inversion enable RVS reset enable GPO reset enable GPO mute 0: GPO mute disable 1: GPO mute enable, It depends on the register x8H Do to decide the polarity of each GPO output signal Fast mute 0:H/W Fast mute disable 1:H/W Fast mute enable, when FAST_MUTE input pin active “high” then GPO will pull low 00:Select GPO# as programmed 01:GPO#=GPO# “AND ” GPO#--1 (reserve for GPO0) 10:GPO#=GPO# “OR” GPO#--1 (reserve for GPO0) 11: GPO#=GPO# “XOR” GPO#--1 (reserve for GPO0) Default: 0000 0000B GPO HEND/ HSTRT Mode 1 control 0x2□A R/W Bits 1 Name Description GPO_HEND_MODE1 0:Normal 1:HEND Mode 1 count reset from GPOx HSTAT or HEND (GPOx, refer to 0x206[4:1], HSTART or HEND refere to 0x206[0] ) 0 GPO_HSTAR_MODE1 0:Normal 1:HSTAR Mode 1 count reset from GPOx HSTAT or HEND(GPOx, refer to 0x206[4:1], HSTART or HEND refere to 0x206[0]) Default: XXXX 0000B Table 1: GPO toggle horizontal duration select Vertical Start Vertical End Horizontal Start Horizontal End #a #a #c #c #a #a #c #d ( note ) #a #b #c #c #a #b #c #d GPO output Stuck 1 when output polarity =0 Stuck 0 when output polarity =1 Pulse is generated every line beginning at pixel #c and ending at pixel #d Pulse begins at line #a, pixel #c and ends at line #b pixel #c Pulse begins at line #a, pixel #c and ends at line #b pixel #d Note: Pulse will cross horizontal blanking if d < c 2006-02-09 168 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x2C8 GPO Output Format Control 1 R/W Bits 7-6 Name Description GPO_DOT_INV_DUR GPO Dot inversion line count selection 00:Horizontal duration in 1 H 01: Horizontal duration in 2 H 10: Horizontal duration in 3 H 11: Horizontal duration in 4 H 5-0 Reserved Default: 0000 0000B 9.32. Flicker Detect Control 0x2D0 Flicker Detect Control Bits Name 7 CKER_RESULT_LOCK 6 FORCE_FLICKE Description Flicker detection result lock. Force the detected pattern as flicker 0: Normal pattern(disable 2-line dot inversion) 1: Flicker pattern(enable 2-line dot inversion) De-flicker mode control 0: Manual 1: Auto Frame mode pixel pattern accumulated enable Continuously detection enable Pixel pattern are accumulated enable Sub-pixel pattern are accumulated enable Flicker pattern detection enable 0: Disable 1: Enable 5 DE_FLICKER_MODE 4 3 2 1 0 FRAME_MODE_EN CONTIN_MODE_EN PIXEL_CKER_DET SUB_PIXEL_DET FLICKER_DET_EN R/W Default: 1011 0110B 0x2D1 Flicker Detect Level Threshold Bits Name 7-0 PIXEL_CKER_THR Default: 0001 0000B Description Pixel pattern checker level threshold. 0x2D2 Flicker Detect Dot Threshold Bits Name 7-0 CKER_DOT_THR Default: 0000 1010B Description Pixel pattern checker Dot threshold. 0x2D2 Flicker Detect Line Threshold Bits Name 7-0 CKER_LINE_THR Default: 0000 1111B Description Pixel pattern checker line threshold. 0x2D4 Frame mode Detection control Bits Name 7-6 Description Reserved 2006-02-09 169 R/W R/W R/W R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 5-4 RESULT_CH_SEL [1:0] 3-0 FRAME_DET_PARAM Default: 0000 1000B The Color select of Dot Detection result 00 = R/G/B 01 = R 10 = G 11 = B Frame mode pixel pattern detection parameter. 1/16 ~16/16 0x2D5 Dot Detect Result-lo Bits Name 7-0 CKER_RESULT [7:0] Default: 0000 0000B Description The Dot Detection result 0x2D6 Dot Detect Result-mi Bits Name 7-0 CKER_RESULT [15:8] Default: 0000 0000B Description The Dot Detection result 0x2D7 Dot Detect Result-hi Bits Name 7-0 CKER_RESULT [23:16] Default: 0000 0000B Description The Dot Detection result 0x2FF Accessing Register Page Enable Bits 7-2 1-0 R R R R/W Name Description Reserve REG_PAGE_SEL Register Page Enable 00: Enable register Page0. 01: Enable register Page1. 10: Enable register Page2. 11: Reserved Default: XXXX XX00B 2006-02-09 170 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9.33. High-bandwidth Digital Content Protection System HDCP Index Port Access Control See section 9.14 Index Port Access Control HDCP Control Register Map (MCU I2C side) ADDRESS R/W Register Name Description 0x300 ~ R BKSV[7:0] Video receiver KSV. This value must always be available for 0x301 ~ BKSV[15:8] reading, and may be used to determine that the video receiver is 0x302 ~ BKSV[23:16] HDCP capable. Valid KSVs contain 20 ones and 20 zeros, a 0x303 ~ BKSV[31:24] characteristic that must be verified by video transmitter hardware 0x304 BKSV[39:32] before encryption is enable. 0x305 ~ R RSVD Reserved All bytes read as 0x00 0x307 0x308 ~ R Ri’[7:0] Link verification response. Updated every 128 th frame. It is 0x309 Ri’[15:8] recommended that graphics systems protect against errors in the I2C transmission by reading this value when unexpected values are received. This value must be available at all times between updates. R0’ must be available a maximum of 100ms after AKSV is received. Subsequent Ri’ values must be available a maximum of 128 pixel clocks following the assertion of CTL3 0x30A R Pj’ Enhanced Link Verification Response. Updated upon receipt of first video pixel received when frame counter value (j mod 16) == 0. The value is the XOR of the decrypted byte on channel zero of the first video pixel with the least significant byte of Rj. Rj is derived from the output function in the same manner as Ri, but is captured every 16th counted frame (rather than every 128th counted frame). 0x30B~0x30F R RSVD Reserved All bytes read as 0x00 0x310 ~ R/W AKSV[7:0] HDCP Transmitter KSV. Writes to this multi-byte value are written 0x311 ~ AKSV[15:8] least significant byte first. The final write to 0x14 triggers the 0x312 ~ AKSV[23:16] authentication sequence in the HDCP Receiver, and the current 0x313 ~ AKSV[31:24] Ainfo value is copied from the port, takes effect, and the port is 0x314 AKSV[39:32] reset to the default value of zero. 0x315 W Ainfo Bits 7-2: Reserved zeros. Bit 1: ENABLE_1.1_FEATURES. This bit enables the Advance Cipher option. If in DVI mode, it also enables the Enhanced Encryption Status Signaling (EESS) (in HDMI mode, EESS is enabled regardless of this bit setting). This bit resets to default zero when the HDCP Receiver becomes attached or active, or is reset, or the last byte of Aksv is written. A write to the last byte of Aksv copies the port value and causes it to take effect, and then resets the port value to the default value of zero. Thus the options must be explicitly enabled prior to each authentication. Bit 0: Reserved (must be zero). 0x316~0x317 R RSVD Reserved All bytes read as 0x00 0x318 ~ R/W An[7:0] Session random number. This multi-byte value must be written by 0x319 ~ An[15:8] the HDCP 0x31A ~ An[23:16] Transmitter before the KSV is written. 0x31B ~ An[31:24] 0x31C ~ An[39:32] 0x31D ~ An[47:40] 2006-02-09 171 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x31E ~ 0x31F 0x320~0x323 R An[55:48] An[63:56] V’.H0 0x324~0x327 R 0x328~0x32B R 0x32C~0x32F R 0x330~0x333 R 0x334~0x33F R 0x340 R V’.H1 V’.H2 V’.H3 V’.H4 RSVD Bcaps 0x341 ~ 0x342 Bstatus[7:0] Bstatus[15:8] 2006-02-09 R H0 part of SHA–1 hash value used in the second part of the authentication protocol for HDCP Repeaters. (NOTE: port 0x20 is the least significant byte of the H0 value, as all ports are littleendian byte order). H1 part of SHA-1 hash value V’. H2 part of SHA-1 hash value V’. H3 part of SHA-1 hash value V’. H4 part of SHA-1 hash value V’. All bytes read as 0x00 Bit 7: HDMI_RESERVED Use of this bit is reserved. HDCP Receivers not capable of supporting HDMI must clear this bit to 0. Bit 6: REPEATER, HDCP Repeater capability. When set to one, this HDCP Receiver supports downstream connections as permitted by the Digital Content Protection LLC license. This bit does not change while the HDCP Receiver is active. Bit 5: READY, KSV FIFO ready. When set to one, this HDCP Repeater has built the list of attached KSVs and computed the verification value V’. This value is always zero during the computation of V’. Bit 4: FAST. When set to one, this device supports 400 KHz transfers. When zero, 100 KHz is the maximum transfer rate supported. Note that 400KHz transfers are not permitted to any device unless all devices on the I2C bus are capable of 400KHz transfer. The transmitter may not be able to determine if the EDID ROM, present on the HDCP Receiver, is capable of 400KHz operation. This bit does not change while the HDCP Receiver is active. Bits 3-2: Reserved (must be zero). Bit 1: 1.1_FEATURES. When set to one, this HDCP Receiver supports Enhanced Encryption Status Signaling (EESS), Advance Cipher, and Enhanced Link Verification options. For the HDMI protocol, Enhanced Encryption Status Signaling (EESS) capability is assumed regardless of this bit setting. This bit does not change while the HDCP Receiver is active. Bit 0: FAST_REAUTHENTICATION. When set to 1, the receiver is capable of receiving (unencrypted) video signal during the session re-authentication. All HDMI-capable receivers shall be capable of performing the fast re-authentication even if this bit is not set. This bit does not change while the HDCP Receiver is active. Default: 8’h11 This device does not support repeater capability. Bit15 ~ 14: Reserved Bit13: Reserved for future possible zero Bit12: HDMI Mode. When set to one, the HDCP Receiver has transitioned from DVI Mode to HDMI Mode. This has occurred 172 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 because the HDCP Receiver has detected HDMI bus conditions on the link. This bit must not be cleared when the HDCP Transmitter and HDCP Receiver are connected and both are operating in an active HDMI mode. This bit must be cleared upon power-up, reset, unplug or plug of an HDCP Transmitter or anytime that the HDCP Receiver has not seen at least one Data Island within 30 video frames. Bit11: Topology error indicator. When set to one, more than seven levels of video repeater have been cascaded together. Bit10 ~ 8: Three-bit repeater cascade depth. This value gives the number of attached levels through The connection topology. Bit7: Topology error indicator. When set to one, more than 127 downstream devices, or the capacity of the KSV FIFO, are attached. Bit6 ~ 0: Total number of attached downstream devices. Always zero for HDCP Receivers. This count does not include the HDCP Repeater itself, but only downstream devices downstream from the HDCP Repeater. 0x343 R 0x344 R Ri’ Frame count Frame Pj’ 0x345 R Frame Ri’(l) 0x346 R Frame Ri’(h) 0x347 R MISC CTRL Status 0x348 R Mi’ byte0 0x349 R Mi’ byte1 0x34A R Mi’ byte2 0x34B R Mi’ byte3 0x34C R Mi’ byte4 0x34D R Mi’ byte5 0x34E R Mi’ byte6 0x34F R Mi’ byte7 0x350 R Ks’ byte0 2006-02-09 All bytes read as 0x00. Frame count status for Ri’ update Default: 8’h00 Pj’ value for every frame Default: 8’h00 Ri’ low byte value for every frame Default: 8’h00 Ri’ high byte value for evrery frame Default: 8’h00 Bit 7~ 4: Frame count status for Pj’ update Bit 3: Authentication ok Bit 2: Km calculation finished Bit 1: Aksv bytes are all received Bit 0: Ainfo in effect Default: 8’h00 Mi’ byte0 value for every frame Default: 8’h00 Mi’ byte1 value for every frame Default: 8’h00 Mi’ byte2 value for every frame Default: 8’h00 Mi’ byte3 value for every frame Default: 8’h00 Mi’ byte4 value for every frame Default: 8’h00 Mi’ byte5 value for every frame Default: 8’h00 Mi’ byte6 value for every frame Default: 8’h00 Mi’ byte7 value for every frame Default: 8’h00 Ks’ byte0 value of session key 173 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x351 0x352 0x353 0x354 0x355 0x356 0x357 0x358 0x359 0x35A 0x35B 0x35C 0x35D 0x35E 0x35F 0x360 2006-02-09 Default: 8’h00 R Ks’ byte1 Ks’ byte1 value of session key Default: 8’h00 R Ks’ byte2 Ks’ byte2 value of session key Default: 8’h00 R Ks’ byte3 Ks’ byte3 value of session key Default: 8’h00 R Ks’ byte4 Ks’ byte4 value of session key Default: 8’h00 R Ks’ byte5 Ks’ byte5 value of session key Default: 8’h00 R Ks’ byte6 Ks’ byte6 value of session key Default: 8’h00 R Ki’ byte0 Ki’ byte0 for every frame Default: 8’h00 R Ki’ byte1 Ki’ byte1 for every frame Default: 8’h00 R Ki’ byte2 Ki’ byte2 for every frame Default: 8’h00 R Ki’ byte3 Ki’ byte3 for every frame Default: 8’h00 R Ki’ byte4 Ki’ byte4 for every frame Default: 8’h00 R Ki’ byte5 Ki’ byte5 for every frame Default: 8’h00 R Ki’ byte6 Ki’ byte6 for every frame Default: 8’h00 R/W Authentication Bit 7: Self test done Built in Self Bit 6: BIST is working Test Status Bit 5: R0’ fault Bit 4: M0’ fault Bit 3: Ks’ fault Bit 2: Km’ fault Bit 1: Self test fault happens due to Bit5~Bit2 faults Bit 0: Authentication BIST enable Default: 8’h00 R/W Key set pair Bit7~Bit2: RSVD select for Bit1~0: Authentication 00: A1-B1 key pair Built in Self 01: A1-B2 key pair Test 10: A2-B1 key pair 11: A2-B2 key pair Default: 8’h00 R/W HDCP Input Bit 7: HDCP clk input from Control 1: Ref clk 0: pixel clk(TMDS) Bit 6: HDCP clk input invert mode 1: clk inverted 0: clk non-inverted Bit 5~3: HDCP input DE pipe delay selection 000: no delay 174 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 001: 1T delay 010: 2T delay 011: 3T delay 100: 4T delay others: 5T delay Bit 2~0: HDCP input data pipe delay selection 000: no delay 001: 1T delay 010: 2T delay 011: 3T delay 100: 4T delay others: 5T delay Default: 8’h80 0x361 R/W HDCP Input Bit 7~4: RSVD Sync Selection Bit 3 : HDCP Key Set Decryption Bit 2 : HDCP pad swap (this signal must be paired with 0x65 byte to swap the hdcp ddc pad) 1: enable 0: disable Bit 1 : V Sync selection from separated sync or decomposed sync 1: decomposed sync 0: separated sync Bit 0 : H Sync selection from separated sync or decomposed sync 1: decomposed sync 0: separated sync default : 8’h00 0x362 R SRAM Status0 Bit7~0: SRAM address[7:0] for SRAM access Default: 8’h00 0x363 R SRAM_Status1 Bit0: SRAM address[8] for SRAM access Bit1: SRAM Arbitration 1: Servicing for HDCP cipher machine request 0: Servicing for MCU read/write request Default: 8’h00 0x364 R/W Ri Update Bit7:0 For every this (Ri_update_frame_count+1) value is Frame Count reached, the Ri value will be updated for constantly link check, for example, if 127 is set, then for every 128th frame count, the Ri value will be updated Default : 8’h7F 0x365 R/W HDCP Pad Bit 7:0 When this byte is set to be 8’hAA and Bit 2 of 0x61 is set to Swap Matching be enable, then the HDCP ddc pad is swapped to another Value configuration Default : 8’h00 0x365~0x367 R RSVD 0x368 R/W HDCP Slave Bit7~0: HDCP Slave Address on DDC I2C bus Address Defaut: 0x74 0x369 R/W HDCP Status Bit 7: TMDS control status bit 3 Bit 6: TMDS control status bit 2 Bit 5: TMDS control status bit 1 Bit 4: TMDS control status bit 0 Bit 3: HDCP enable 1: HDCP clock enable 2006-02-09 175 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 0x36A R/W Window of Opportunity Lower Bound R/W Window of Opportunity Lower Bound R/W Window of Opportunity Upper Bound R/W Window of Opportunity Upper Bound 0x36B 0x36C 0x36D 0: HDCP clock disable Bit 2: HDCP interrupt enable 1: interrupt enable 0: interrupt disable Bit 1: Authentication done flag, write ‘1’ to this bit will clear this flag to 0 Bit 0: AKSV transfer done flag, write ‘1’ to this but will clear this flag to 0 Default: 8’h00 Bit 7~0: Low byte of window of opportunity lower bound for eess Default: 8’h00 Bit 7~0: High byte of window of opportunity lower bound for eess Default: 8’h02 Bit 7~0: Low byte of window of opportunity upper bound for eess Default: 8’h10 Bit 7~0: High byte of window of opportunity upper bound for eess Default: 8’h02 9.34. Dithering Function 2 0x370 Bits 7 Dither block blending control R/W Name LSB10_BLEND_TYPE Description 0: Static and dynamic ordered blending . 1: Random and dynamic ordered blending . 6 LSB01/11_BLEND_TYPE 0: Static and dynamic ordered blending . 1: Random and dynamic ordered blending . 5 LSB10_BLEND_EN 0: Disable . 1: Enable . 4-3 LSB10_BLEND_LOGIC_OP 00: Or . 01: Xor . 10: Xor . 11: And . 2 LSB01/11_BLEND_EN 0: Disable . 1: Enable . 1-0 LSB01/11_BLEND_LOGIC_OP 00: Or . 01: Xor . 10: Xor . 11: And . Default: 0000 0000B 0x371 Bits 7-1 0 Dither Toggle Control Name Reserved BLOCK_TOGGLE_EN R/W Description 0: Disable . 1: Enable . Default: XXXX XXX0B 2006-02-09 176 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 9.35. Horizontal Non-Linear Scaling Function Center Point Slope1 Slope2 Zone1 Zone2 Non-linear Position Display Active Window 0x380 Bits 7-1 0 Horizontal non-linear scaling Control Name NL_SCALING_EN R/W Description Reserved 0 = normal linear scaling applied to entire image. 1 = enable non-linear scaling. Default: XXXX XXX0B 0x381 Non-linear scaling Offset Adjust Bits Name 7-0 NL_OFF[7:0] Default: 0000 0000B Description Adjust the error for scaling factor. 0x382 Non-linear scaling Factor Zone1 end - Low Byte Bits 7-0 Name NL_ZONE1_END [7:0] Default: 0000 0000B Description Sets the Scaling Factor in the first non-linear scaling region (ZONE1). 0x383 Non-linear scaling Factor Zone1 end - High Byte Bits 7-0 Description Name NL_ZONE1_END [15:8] Default: 0000 0000B 0x384 2006-02-09 R/W R/W R/W Sets the Scaling Factor in the first non-linear scaling region (ZONE1). Non-linear scaling Zone1 Slope - Low Byte 177 R/W Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Bits Name 7-0 NL_SLOPE1 [7:0] Default: 0000 0000B Description Sets the Slope Factor in the first non-linear scaling region (ZONE1). 0x385 Non-linear scaling Zone1 Slope - High Byte Bits Name 7-0 NL_SLOPE1 [15:8] Default: 0000 0000B Description Sets the Slope Factor in the first non-linear scaling region (ZONE1). 0x386 Non-linear scaling Factor Zone2 end - Low Byte R/W R/W Bits Name Description 7-0 NL_ZONE2_END [7:0] Sets the Scaling Factor in the first non-linear scaling region (ZONE2). Default: 0000 0000B 0x387 Non-linear scaling Factor Zone2 end - High Byte R/W Bits 7-0 Name NL_ZONE2_END [15:8] Default: 0000 0000B Description Sets the Scaling Factor in the first non-linear scaling region (ZONE2). 0x388 Non-linear scaling Zone2 Slope - Low Byte Bits Name 7-0 NL_SLOPE2 [7:0] Default: 0000 0000B Description Sets the Slope Factor in the first non-linear scaling region (ZONE2). 0x389 Non-linear scaling Zone2 Slope -High Bits Name 7-0 NL_SLOPE2 [15:8] Default: 0000 0000B Description Sets the Slope Factor in the first non-linear scaling region (ZONE2). 0x38A Non-linear Position - Low Byte Bits Name 7-0 NL_CBEG [7:0] Default: 0000 0000B Description Sets the Position of ZONE1 and ZONE2. 0x38B Non-linear Position - High Byte Bits Name 7-0 NL_CBEG [15:8] Default: 0000 0000B Description Sets the Position of ZONE1 and ZONE2. . R/W R/W R/W R/W 9.36. Bright Frame Border Function 0x390 Bright Frame Windows Border control Bits 7 Name BF1_BORDER_ EN 6 BF2_BORDER_ EN 5 4 Reserved GAMMA_POSITION_SW Switching Gamma position. 2006-02-09 R/W Description 0 = disable BF1 border. 1 = enable BF1 border. 0 = disable BF2 border. 1 = enable BF2 border. 178 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 3 BF2_ YUV2RGB _EN 2 BF2_RGB2YUV_ EN 1 BF1_YUV2RGB _EN 0 BF1_RGB2YUV_ EN 0 = disable. 1 = enable BF2 YUV to RGB color space. 0 = disable. 1 = enable BF2 RGB to YUV color space. 0 = disable. 1 = enable BF1 YUV to RGB color space. 0 = disable. 1 = enable BF1 RGB to YUV color space. Default: 00X0 0000B 0x391 Bright Frame Border R color control Bits Name 7-0 BF_BORDER_R[7:0] Default: 0000 0000B Description Bright frame border color R[7:0] . 0x392 Bright Frame Border G color control Bits Name 7-0 BF_BORDER_G[7:0] Default: 0000 0000B Description Bright frame border color G[7:0] . 0x393 Bright Frame Border B color control Bits Name 7-0 BF_BORDER_B[7:0] Default: 0000 0000B Description Bright frame border color B[7:0] . 0x394 Bright Frame Border enable control Bits 2 Description Bright frame top/bottom border enable control, 1:enable. Name BF_BORDER_TOP/BO T 1 BF_BORDER_RIGHT 0 BF_BORDER_LEFT Default: XXXX X000B R/W R/W R/W R/W Bright frame right border enable control, 1:enable. Bright frame left border enable control, 1:enable. 9.37. Y/C Peaking Control 0x3A0 Y/C Peaking Function Control R/W Bits 7-6 5 Name Description Reserved CHROMA_PEAK_MEDIAN_EN These bits set the chroma median peaking control. 0: disabled , 1: enabled 4 CHROMA_PEAK_EN These bits set the chroma peaking control. 0: disabled , 1: enabled 3-1 Reserved 0 LUMA_PEAK_EN This bit enables the luma horizontal peaking control , 0: disabled , 1: enabled Default: XX00 XXX0B 0x3A1 Bits 7-D4 Luma Peaking Range Control Name YCORING[3:0] 2006-02-09 R/W Description To control Luma Signal throshold . 179 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 3-D2 YGAIN[1:0] 1-D0 YFREQ[1:0] Default: 0000 0000B To control Luma Gain range . To control Luma freq range . 0x3A2 Chroma Peaking Range Control Bits Name 7-4 CCORING[3:0] 3-2 CGAIN[1:0] 1-0 CFREQ[1:0] Default: 0000 0000B Description To control Chroma Signal throshold . To control Chroma Gain range . To control Chroma freq range . R/W 9.38. ACE Control 0x3B0 ACE Function Control Bits 7-5 4 Name Reserved HIST_MODE 3-2 ACE_MODE[1:0] 1 BF1_I-GAMMA_EN 0 BF2_I-GAMMA_EN Default: XXX0 0000B 0x3B1 Description 0: Mode 0 , pixel number accumulation mode . 1: Mode 1 ,frame number accumulation mode . 00: 4 area histogram / I – Gamma curve . 01: 8 area histogram / I – Gamma curve . 10: 16 area histogram / I – Gamma curve . 11: reserved 1: enable BF1 , I-Gamma function , 0:disable . 1: enable BF2 , I-Gamma function , 0:disable . ACE Function Control Bits 7 6 Name I-GAMMA_UPDATE I-GAMMA_RW 5 WINSEL 4 DATA_PORT_SEL 3-1 FRAME_MODE[2:0] 0 HIST_EN/HIST_RDY Default: 0000 0000B ACE R/W Data port Bits Name 7-0 DATA_PORT[7:0] Default: 0000 0000B Description Ace r/w data port[7:0] 0x3B3 Frame mode threshold – Low Byte Bits Name 7-0 FRAME_THRESHOLD[7:0] Default: 0000 0000B Description Mode 1 threshold [7:0] 0x3B4 Frame mode threshold – Mid Byte Name FRAME_THRESHOLD[15:8] 2006-02-09 R/W Description 1: for update I-Gamma curve data . 0: for read I-Gamma curve . 1: for write I-Gamma curve . 0 : for BF1 access . 1 : for BF2 access . 1: for I-Gamma curve R/W ,0: for histogram read . 000 ~ 111: for 1 to 255 frame calculation . 1: enable histogram 0: histogram Read ready . 0x3B2 Bits 7-0 R/W R/W R/W R/W Description Mode 1 threshold [15:8] 180 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 Default: 0000 0000B 0x3B5 Frame mode threshold – High Byte R/W Bits Name Description 7-0 FRAME_THRESHOLD[23:16] Mode 1 threshold[23:16] Default: 0000 0000B 9.39. Color Management 0x3C0 Bits 7 CM Color Adjustment Control R/W Name CM_UPDATE_FLAG Description The status of updating new coefficients to controller right after any write to brightness, contrast, intensity, hue, and saturation. This flag is read-only bit. 0: Done, 1: Busy 6 CM_BRIGHT_EN Brightness Adjust Function Enable, update adjustment in Vsync 0: Disable, 1: Enable 5 CM_CONTRAST_EN Contrast Adjust Function Enable, update adjustment in Vsync 0: Disable, 1: Enable 4 CM_HUE_EN Hue Adjust Function Enable, update adjustment in Vsync 0: Disable, 1: Enable 3 CM_SATURATION_EN Saturation Adjust Function Enable, update adjustment in Vsync 0: Disable, 1: Enable 2 CM_INTENSITY_EN Intensity Adjust Function Enable, update adjustment in Vsync 0: Disable, 1: Enable 1-0 Reserved Default: 0000 00XXB 0x3C1 Bits 7-0 CM Brightness coefficient for Red Name CM_BRIGHTNESS_R R/W Description This parameter is active when CM_BRIGHT_EN is active. The value is from –128 to 127 in 2’s complement, power on default is 0. R Display color = (Original value * Contrast coef.) + Brightness coef. Default: 0000 0000B 0x3C2 Bits 7-0 CM Brightness coefficient for Green Name CM_BRIGHTNESS_G R/W Description This parameter is active when CM_BRIGHT_EN is active. The value is from –128 to 127 in 2’s complement, power on default is 0. G Display color = (Original value * Contrast coef.) + Brightness coef. Default: 0000 0000B 0x3C3 Bits 7-0 CM Brightness coefficient for Blue Name CM_BRIGHTNESS_B R/W Description This parameter is active when CM_BRIGHT_EN is active. The value is from –128 to 127 in 2’s complement, power on default is 0. B Display color = (Original value * Contrast coef.) + Brightness coef. Default: 0000 0000B 0x3C4 Bits CM Contrast Ratio coefficient for R Name 2006-02-09 R/W Description 181 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 7-0 CM_CONTRAST_R This parameter is active when CM_CONTRAST_EN is active. The value is from 0(00 h) to2 (FF h), power on default is 1 (80h).. Default: 1000 0000B 0x3C5 Bits 7-0 CM Contrast Ratio coefficient for G Name CM_CONTRAST_G R/W Description This parameter is active when CM_CONTRAST_EN is active. The value is from 0(00 h) to2 (FF h), power on default is 1 (80h). Default: 1000 0000B 0x3C6 Bits 7-0 CM Contrast Ratio coefficient for B Name CM_CONTRAST_B R/W Description This parameter is active when CM_CONTRAST_EN is active. The value is from 0(00 h) to2 (FF h), power on default is 1 (80h). Default: 1000 0000B 0x3C7 Bits 7-0 CM Hue coefficient Name CM_HUE R/W Description This parameter is active when CM_HUE_EN is active. The value is from 00h to 7Fh, one step means 180/128 degree. Bit 7 is sign bit: 0: clockwise (negative rotation), 1: counterclockwise (positive rotation) Default: 1000 0000B 0x3C8 Bits 7-0 CM Hue coefficient Name CM_SATURATION R/W Description This parameter is active when CM_SATURATION_EN is active. The value is from 00 h to FF h. Default: 1000 0000B 0x3C9 Bits 7-0 CM Hue coefficient Name CM_INTENSITY R/W Description This parameter is active when CM_INTENSITY_EN is active. The value is from 00 h to FF h. (0~2) Default: 1000 0000B 0x3CC Bits 7 6 5 4-2 1 0 CM Color Enhancement Configuration Name HH_MAP_EN HS_MAP_EN SS_MAP_EN MAP_LOAD_EN CM_CE_EN R/W Description Hue-Hue map, 0: disable , 1: enable Hue-Saturation map, 0: disable , 1: enable Saturation-Saturation map, 0: disable , 1: enable Reserved Mapping table load enable , 1: enable CM Color Enhancement enable , 0: disable, 1: enable Default: 000X XX00B 0x3CD Bits 7-2 CM Index Access Port Control Name Reserved 2006-02-09 R/W Description 182 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 1-0 CM_INDEX_SEL Table Select: 00 : no access, 10: Hue-Saturation Table, 01 : Hue-Hue Table, 11: Saturation-Saturation Table Default: XXXX XX00B 0x3CE Bits 7-5 4-0 CM Index Access Port Address Name Reserved CM_INDEX_ ADDR R/W Description Table Address: Hue-Hue address: 0~23 (24 entries), each step means 15 degree Hue-Saturation address: 0~23 (24 entries), each step means 15 degree Saturation-Saturation address: 0~16 (17 entries), each step means 1/16 full saturation scale Default: XXX0 0000B 0x3CF Bits 7-0 CM Index Access Port R/W Name CM_INDEX_PORT Description Hue-Hue Data Port: The value is from 00h to 7Fh, one step means 30/128 degree. Bit 7: 0 is clockwise, 1 is counterclockwise. Power on default is 00h. Hue-Saturation Data Port: The value is from 00h to FFh. (0~2). Power on default is 80h (1). Saturation-Saturation Data Port: The value is from 00 h to FF h. (0~1). Power on default is FFh (1). Default: 0000 0000B(HH), 1000 0000B(HS),1111 1111B(SS) 2006-02-09 183 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 10. Ordering Information LVDS Tx SXGA ○ 2 2 NT68625MEFG-128 SXGA ○ 2 NT68665MEFG-64 SXGA ○ ○ NT68665MEFG-128 SXGA ○ ○ 2006-02-09 Package Note 64K Byte QFP 128L 2 128K Byte QFP 128L 2 2 64K Byte QFP 128L 2 2 128K Byte QFP 128L Green Product ( Pb-free) Green Product ( Pb-free) Green Product ( Pb-free) Green Product ( Pb-free) 184 MCU Flash RSDS Tx NT68625MEFG-64 Ultra-Reliable DVI Application High Quality ADC Order Code Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information. NT68665/NT68625 11. Package Information D D1 102 B 65 WITH PLATING 103 64 C 128 E E1 BASE METAL DETAIL A 0~8 degree (4x) 39 G GAGE PLANE e B 38 G 0~8 degree (4x) SEE DETAIL "F" L L1 0.25MM 1 A1 A A2 DETAIL F 0.10 y SEATING PLANE DETAIL "A" QFP 128L Outline Dimensions unit: inches/mm Dimensions in Dimensions in mm Symbol inches Min Nom Max Min Nom Max A --- 0.134 --3.40 A1 0.010 --0.25 --A2 0.101 0.112 0.117 2.57 2.85 2.97 B 0.005 0.009 0.011 0.13 0.22 0.27 C 0.004 -- 0.008 0.09 -0.20 D 0.906 0.913 0.921 23.00 23.20 23.40 D1 0.783 0.787 0.791 19.90 20.00 20.10 E 0.669 0.667 0.685 17.00 17.20 17.40 E1 0.547 0.551 0.555 13.90 14.00 14.10 0.020 BSC 0.5 BSC e L 0.029 0.035 0.041 0.73 0.88 1.03 L1 0.063 BSC 1.60 BSC Y --- 0.004 --0.10 0° -7° 0° -7° Notes: 1.Dimensions D & E do not include resin fins. 2.Dimensions F, GD & GE are for PC Board surface mount pad pitch design reference only 2006-02-09 185 Ver. 0.40 With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.