AZDISPLAYS PA035XSE

PA035XSE
Version : 1.3
TECHNICAL SPECIFICATION
MODEL NO. : PA035XSE
Customer’s Approved
Customer
Date
By
PVI’s Confirmation
Approved By
Prepared By
FOR MORE INFORMATION:
AZ DISPLAYS, INC.
75 COLUMBIA, ALISO VIEJO, CA, 92656
Http://www.AZDISPLAYS.com
This technical specification is subject to change without notice.
Please return 1 copy with your signature on this page for approval.
Date : Jan.20,2005
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:1
PA035XSE
TECHNICAL SPECIFICATION
CONTENTS
NO.
ITEM
PAGE
-
Cover
1
-
Contents
2
1
Application
3
2
Features
3
3
Mechanical Specifications
3
4
Mechanical Drawing of TFT-LCD module
4
5
Input / Output Terminals
5
6
Pixel Arrangement and input connector pin NO.
7
7
Absolute Maximum Ratings
8
8
Electrical Characteristics
8
9
Power Sequence
20
10
Optical Characteristics
20
11
Handling Cautions
23
12
Reliability
24
13
Block Diagram
25
14
Packing
26
-
Revision History
28
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:2
PA035XSE
1. Application
This technical specification applies to 3.5” color TFT-LCD panel. The 3.5” color TFT LCD
panel is designed for camcorder, digital camera application and other electronic products which
require high quality flat panel displays.
2. Features
. Compatible with NTSC or PAL system
. High Resolution:224,640 Dots
. Optimum Viewing Direction: 6 o’clock
. Up/Down and Left/Right Image Reversion
3. Mechanical Specifications
Parameter
Screen Size
Surface Treatment
Display Format
Active Area
Dot Pitch
Pixel Configuration
Outline Dimension
Weight
Specifications
3.5 (diagonal)
Anti-Glare
960×234
71.6×52.65
0.0745 (H)×0.225 (V)
Delta
83.7(W)×68.6(H)×6.6 (D)
58±5
Unit
inch
dot
mm
mm
mm
g
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:3
PA035XSE
4. Mechanical Drawing of panel:
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:4
PA035XSE
5. Input / Output Terminals
Pin No
Symbol
I/O
Description
Remark
1
STH1
I/O
Start pulse for source driver
Note 5-1
2
AVSS
I
Analog GND for source driver
3
AVDD
I
Analog power input for source driver
4
VB
I
Video Input B
5
VG
I
Video Input G
6
VR
I
Video Input R
7
VSS
I
Digital GND
8
VDD
I
Digital power input
9
CPH1
I
Sampling and shift clock for source driver
10
CPH2
I
Sampling and shift clock for source driver
11
CPH3
I
Sampling and shift clock for source driver
12
STH2
I/O
Start pulse for source driver
13
Q2H
I
Video input rotation control
14
INH
I
Output enable for source driver
15
R/L
I
Left/Right Control for source driver
16
VCOM
I
Common electrode voltage
17
VCOM
I
Common electrode voltage
18
XOE
I
Output enable for gate driver
19
CPV
I
Clock input for gate driver
20
U/D
I
Up/Down Control for gate driver
21
DIO2
I/O
Vertical start pulse
22
DIO1
I/O
Vertical start pulse
23
VGL
I
Gate off voltage(alternative every 1-H)
Note 5-4
24
VEE
I
Gate driver negative voltage
Note 5-6
25
VSS
I
GND
26
VCC
I
Logic power for gate driver
Note 5-3
27
VGH
I
Gate on voltage
Note 5-7
28
GND
-
B/L case GND
-
Note 5-2
Note 5-4
Note 5-3
Note 5-1
Note 5-1
Note 5-4
Note 5-5
Note 5-1:STH1, STH2 and R/L mode
R/L
High(VDD)
Low(0 Volt.)
STH1
Input
Output
STH2
Output
Input
Remark
Left to Right
Right to Left
Note 5-2:AVDD = +5V (Typ.)
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:5
PA035XSE
Note 5-3:VDD, VCC = +3.3V (Typ.)
Note 5-4:VCOM = 6VPP.
Phase of the video signal input and VCOM
The relation between these values could refer to 8-1 Operating condition.
100% white
Composite Video
Signal
pedestal
R,G,B Video
Signal
Vi DC
(VR ,VG ,VB)
Vi AC
VCOM VCOM DC
VGL VGL DC
VCOM AC
VGL AC
1H
1H
Fig.1
Liquid crystal transmission of the video signal input, VCOM and timing
VCOM
H Level
L Level
Video Signal Input Maximum
Black
White
Video Signal Input Minimum
White
Black
White : maximum transmission / Black : minimum transmission
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:6
PA035XSE
Note 5-5:DIO1, DIO2 and U/D mode
U/D
DIO1
DIO2
Remark
High (VDD)
Input
Output
Down to Up
Low (0 Volt.)
Output
Input
Up to Down
Note 5-6:VEE = -15V (Typ.).
Note 5-7:VGH = +17V (Typ.).
6. Pixel Arrangement and input connector pin NO.
1
2
3
4
5
6
958
959
960
B
R
G
B
R
G
B
R
G
G
B
R
233
234
2
R
3
4
1
R
G
B
R
B
G
B
R
G
R
B
R
G
B
G
R
G
B
R
B
G
G
B
B
R
G
R
R
G
R
G
B
B
R
1
B
G
B
R
G
G
B
28
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:7
PA035XSE
7. Absolute Maximum Ratings:
The followings are maximum values , which if exceeded, may cause faulty operation or
damage to the unit.
GND = 0 V, Ta = 25 ℃
Parameter
Symbol
MIN.
MAX.
Unit Remark
Supply Voltage
Analog
AVDD
-0.3
+7.0
for Source Driver
Digital
VDD
-0.3
+7.0
Positive
VGH
-0.3
+45
V
Supply Voltage
Negative
VGL
-23
+0.3
V
for Gate Driver
VGH-VGL
+15
+40
V
VVideo
-0.3
+7.3
V
Notes:7-1
Analog input voltage
Storage Temperature
-20
+70
℃
Operation Temperature
0
+60
Notes:7-2
℃
Notes 7-1 : Analog Input Voltage means VR,VG,VB.
Notes 7-2 : Operating Temperature define that contrast, response time, other display
optical character are Ta=+25.
8. Electrical Characteristics
8-1) Operating Condition
Item
Symbol
Power Supply
Video Signal
(VR, VG, VB)
VCOM
Min.
Typ.
Max.
Unit
V
VCC
VDD
AVDD
+3.0
+3.3
+3.6
+4.5
+5.0
+5.5
V
VGH
+15.0
+17.0
+19.0
V
VEE
-15.5
-15.0
-14.5
V
VGL AC
-
+6.0
-
VP-P
VGL DC
-12.5
-11.0
-9.5
Vi AC
-
+4.0
+4.2
VP-P
Vi DC
-
+2.5
-
V
VCOM AC
-
+6.0
-
VP-P
VCOM DC
0.76
0.96
11.6
-
-
-
H Level +0.7 VDD
L Level
-
-
Remark
V
+0.3 VDD +0.3 VDD
V
V
V
AC Component
of VGL
DC Component
of VGL
AC Component
Note 8-2
DC Component
AC Component
of VCOM
DC Component
of VCOM
Note 8-1
Note 8-1:STH1,STH2,CPH1,CPH2,CPH3,Q2H,INH,CPV,XOE,DIO1,DIO2
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:8
PA035XSE
Note 8-2:Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray
scale.
White
Black
White
Black
4.0±0.2V
White
White
Black
8-2)Current Consumption (GND=AVSS=0V)
Parameter
Current for Driver
Symbol
IGH
IGL
ICC
AIDD
IDD
IEE
Condition
VGH=+17V
VGL=-12V
VCC=+3.3V
AVDD=+5V
VDD=+3.3V
VEE=-15V
Min.
-
Typ.
0.055
0.067
0.441
7
1.2
0.441
Max.
0.083
0.087
0.563
10
3
0.600
Unit
mA
mA
mA
mA
mA
mA
Ta= 25 ℃
Remark
VGL center voltage
8-3) Backlight driving & Power Consumption
Pin No
1
3
Symbol
VL1
VL2
Description
Input terminal (Hi voltage side)
Input terminal (Low voltage side)
Remark
Note 8-3
Note 8-3:Low voltage side of backlight inverter connects with Ground of inverter circuits.
Parameter
Lamp voltage
Lamp current
Lamp frequency
Kick-off voltage(25℃)
Kick-off voltage(0℃)
Symbol
VL
IL
PL
Vs
Vs
Min.
2
25
-
Typ.
265
3
35
-
Max.
5
65
400
520
Unit
Vrms
mA
KHz
Vrms
Vrms
Ta= 25 ℃
Remark
IL=3mA
Note 8-4
Note 8-5
Note 8-4 : The waveform of lamp driving voltage should be as closed to a perfect SIN wave as
possible.
Note 8-5 : This value is not output voltage of inverter.
The voltage of inverter must larger than the starting voltage.
The kick-off time must larger than 1 second.
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:9
PA035XSE
8-4) Power Consumption
Parameter
LCD Panel Power Consumption
Backlight Lamp Power Consumption
Total Power Consumption
Symbol Conditions
TYP.
50
0.65
0.69
Ta= 25 ℃
Unit Remark
mW Note 8-6
W Note 8-7
W
Note 8-6:The power consumption for backlight is not included.
Note 8-7:Backlight lamp power consumption is calculated by IL×VL.
8-5) Input / Output Connector
1. LCD Module Connector
FFC Down Connector,
28 Pins
Pitch:0.5 mm
B) Backlight Connector
JST BHR-03VS-1
Pin No.:3
Pitch:4 mm
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:10
PA035XSE
8-6) Timing Characteristics Of Input Signals
Characteristics
1Field Scanning Period
1Line Scanning Period
Source Driver Operating Frequency
Signal Sampling Pulse Width
Signal Sampling Pulse Delay
Signal Sampling Pulse Width(H)
Signal Sampling Pulse Delay(L)
Source Start Signal Pulse Width
Source Start Signal Setup Time
Source Start Signal Hold Time
Source Output Enable Pulse Width
Source Start Signal Rising Time
Video Input Signal Start Point
Phase Difference Between OEH&CPV
Gate Clock Period
Gate Clock Pulse Width(H)
Gate Clock Pulse Width(L)
Gate Start Signal Pulse Width
Gate Start Signal Setup Time
Gate Start Signal Hold Time
Phase Difference Between OEH&STH
Phase Difference Between SYNC&OEH
Gate Output Enable Pulse Width
VCOM Delay Time
RGB Delay Time
Vertical Display Start
Symbol
t1V
t1H
fhc
tchw
tchd
tchwh
tchwl
tshw
tshset
tshhld
tohw
tss
tvs
toc
tcvw
tcvwh
tcvwl
tsvw
tsvset
tsvhld
tosp
tohs
toev
tDCOM
tDRGB
tsv
Min.
4
125
47.65
71.45
71.45
45
20
20
1.0
1.5
10
10
10
5
5
5
-
Typ.
262.5
63.5
6.4
156.25
52
78.12
78.12
156.25
78.12
78.12
9.8
10.0
2.3
63.5
31.7
31.7
63.5
53.2
10.3
4
1.4
2.5
3
Max.
8
250
58.25
87.35
87.35
315
48
48
126**
3
2
-
Unit
Remark
H
µs
MHz
ns
ns
tchd 12,23
ns
ns
ns *tshset=tshhld
ns
ns
µs
µs
µs
µs
µs
µs
µs
µs **tsvset=tsvhld
µs
µs
µs
µs
µs
µs
µs
tH
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:11
PA035XSE
tsvw
t1V=262.5H
Fig. 8-1 Vertical Start Line for NTSC
282 283 284 285 286
23
22
21
20
DIO
Xout
VD
HD
2
3
4
5
6
7
19
(22H~256H)
1st display period
265 266 267 268 269
(285H~519H)
2nd display period
8-7) Signal Timing Waveforms
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:12
tsvw
t1V=312.5H
4
3
2
1
DIO
624 625
Xout
VD
HD
Fig. 8-1 Vertical Start Line for PAL
336 337 338 339 340
26
27
28
29
.
d
.
e
d
y
e
a
y
l
p
a
l
s
p
i
d
s
i
dt
o
t
n
o
ne
r
e
a
r
a)
.
)
4
..
.
4,
3
,
3,
2
,
2=
=n
(
n
(0
2
2
+
1
+n
4
n
1
4
12
1
6
++
n
n
4
4
11
s
s
e
e
n
n
ii
l
l
n
n
a
a
c
c
SS
::
d
d
l
l
e
e
i
i
ff
n
d
e
d
ov
e
*
*
25
(28H~299H)
1st display period
312 313 314 315 316
(339H~611H)
2nd display period
PA035XSE
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:13
Invalidity data
Fig. 8-2 Horizontal Start Pixel
Validity data
Invalidity data
R,G,B
CPH1
STH1,2
404
405
406
Tshw
1
2
3
t1H=406 CPHclk=63.5u sec
320
321
1
2
PA035XSE
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:14
tDRGB
VR,G,B
VCOM
Q2H
XOE
CPV
INH
STH1,2
HD
tohs
toev
toc
tohw
tDCOM
tvs
tosp
tss
tcvwh
tshw
tcvw
tcvwl
Fig. 8-3 Detail Horizontal Timing
PA035XSE
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:15
Fig. 8-4 Sampling Clock Timing
STH 1,2
CPH 3
CPH 2
CPH 1
tchd12
tchd23
tshset
tshw
tshhld
tchwh
R1 (B1)
tchw
tchwl
G1 (R1)
B1 (G1)
R2 (B2)
G2 (R2)
B2 (G2)
R3 (B3)
PA035XSE
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:16
Fig. 8-5 Vertical Shift Clock Timing
DIO 1,2
CPV
tcvwh
tcvw
tcvwl
tsvset
tsvw
tsvhld
PA035XSE
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:17
PA035XSE
VCOM
(Even field)
VCOM
(Odd field)
Q2H
DIO1
VD
HD
V(R,G,B)
EVEN FIELD
V(R,G,B)
ODD FIELD
Display on panel first line
Fig. 8-6(b) Vertical Timing (From Up to Down)
tsv
BRG
RGB
Vertical timing (From up to down)
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:18
PA035XSE
VCOM
(Even field)
VCOM
(Odd field)
Q2H
DIO2
VD
HD
V(R,G,B)
ODD FIELD
V(R,G,B)
EVEN FIELD
Display on panel first line
tsv
Fig. 8-6(a) Vertical Timing (From Down to Up)
RGB
BRG
Vertical timing (From down to up)
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:19
PA035XSE
9. Power on Sequence(Voltage source)
The Power on Sequence only effect by VCC,VSS,VDD,VEE and VGH, the others do not care.
VGH
VDD,VCC
VSS(0V)
VEE
OFF
OFF
ON
T1
T3
Logic signal
VCOM,VGL
RGB-Video signal
T2
T4
1) 10ms≦T1<T2
2) 0ms<T3≦T4≦10ms
10. Optical Characteristics
10-1) Specification
Parameter
Viewing
Angle
Symbol
θ
Horizontal
θ(to 12
o’clock)
Vertical
θ(to 6
o’clock)
Contrast Ratio
Response time
CR
Rise
Fall
Uniformity
Tr
Tf
U
Brightness
White
Chromaticity
Lamp Life Time
X
y
+25℃
Condition
CR≧10
At optimized
Viewing angle
θ=0°
φ=0°
3mA
5mA
θ=0°
MIN.
±45
TYP. MAX.
±50
Ta = 25℃
Unit Remarks
deg
10
15
deg
30
35
deg
200
350
Note 10-3
Note 10-1
15
30
ms
Note 10-4
25
50
ms
65
70
200
250
cd/㎡ Note 10-2
300
350
0.280 0.310 0.340
Note 10-2
0.310 0.340 0.370
30000
hrs Note 10-5
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:20
PA035XSE
Luminance when LCD is White
Note 10-1:CR = Luminance when LCD is Black
Contrast Ratio is measured in optimum common electrode voltage.
The test configurations of contrast ratio see section 10-2.
Note 10-2:1.Topcon BM-7(fast) luminance meter 1°field of view is used in the testing (after
20~30 minutes operation).
2. Lamp current : 3 mA & 5 mA
3. Inverter model : TDK-347.
Note 10-3:The definition of viewing angle diagrams :
normal
(θ = 0)
observer
θ
3
AB
C
12
6
φ
LCD panel
9
φ : Viewing direction
θ : Viewing angle
Note 10-4 : The definitions of response time:
W h ite
B la c k
W h ite
100%
90%
Brightness
10%
0%
Tr
Tf
Note 10-5 : Lamp life time 3mA about 30000hrs; 5mA about 20000hrs
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:21
PA035XSE
10-2) Test Configuration
BM-7(fast)
Caution: 1. Environmental illumination≦1 lux
2. Before test CR, Vcom voltage must
be adjusted carefully to get the best
500mm
CR.
R,G,B signal
input
Pattern
generator
y
LCD
Backlight
LCD Display
Testing Point
Pattern A
y
R, G, B Waveform of Pattern A at Testing Point
63.6μs
Testing Point
Pattern B
RGB
waveform
Vcom
63.6μs
Vw=1.1V +/- 0.2V
y
R, G, B Waveform of Pattern B at Testing Point
63.6μs
63.6μs
RGB
waveform
Vcom
Vb=5.2V +/- 0.2V
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:22
PA035XSE
11. Handling Cautions
11-1) Mounting of module
a)Please power off the module when you connect the input/output connector.
b) Please connect the ground pattern of the inverter circuit and case surely. If the
connection is not perfect, some following problems may happen possibly.
c) The noise from the backlight unit will increase.
1. The output from inverter circuit will be unstable.
2. In some cases a part of module will heat.
3. Polarizer which is made of soft material and susceptible to flaw must be
handled carefully.
d) Protective film (Laminator) is applied on surface to protect it against scratches
and dirt. It is recommended to peel off the laminator before use and taking care
of static electricity.
11-2) Precautions in mounting
a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled,
wipe it with soft dry cloth.
b) Wipe off water drops or finger grease immediately. Long contact with water may
cause discoloration or spots.
c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped
on hard surface. Please handle with care.
d) Since CMOS LSI is used in the module. So take care of static electricity and
earth yourself when handling.
11-3) Adjusting module
a) Adjusting volumes on the rear face of the module have been set optimally before
shipment.
b) Therefore, do not change any adjusted values. If adjusted values are changed,
the specifications described may not be satisfied.
11-4) Others
a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many
hours.
b) Store the module at a room temperature place.
c) The voltage of beginning electric discharge may over the normal voltage because
of leakage current from approach conductor by to draw lump read lead line
around.
d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel.
Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes
or feet. Wash it out immediately with soap.
e) Observe all other precautionary requirements in handling general electronic
components.
Please adjust the voltage of common electrode as material of attachment by 1 module.
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:23
PA035XSE
12. Reliability
No.
1
2
3
4
5
Test Item
High Temperature Storage Test
Low Temperature Storage Test
Low Temperature Operation Test
High Temperature & High Humidity
Operation Test
Thermal Cycling Test
(non-operating)
6
Vibration Test
(non-operating)
7
Shock Test
(non-operating)
8
Electrostatic Discharge Test
(non-operating)
Test Condition
Ta = +70 ℃, 240 hrs
Ta = -20℃, 240 hrs
Ta = 0 ℃, 240 hrs
Ta = +60℃, 90%RH, 240 hrs
-25℃ →+70℃, 200 Cycles
30 min 30 min
Frequency:10 ~ 55 HZ
Amplitude:1.0 mm
Sweep time: 11 mins
Test Period: 6 Cycles for each direction of X, Y, Z
100G, 6ms
Direction: ±X, ±Y, ±Z
Cycle: 3 times
Machine Mode=±200V
C=200pF,R=0Ω
1 times discharge for each pad
Ta: ambient temperature
Note: The protective film must be removed before temperature test.
[Criteria]
Under the display quality test conditions with normal operation state, there should be no
change which may affect practical display function.
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:24
PA035XSE
13. Block Diagram
LCD Panel
V Driver
(Gate)
H Driver
(Source)
28 PIN Input
Inverter
Back-light
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:25
PA035XSE
14. Packing
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:26
PA035XSE
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:27
PA035XSE
Revision History
Rev.
0.1
1.0
Issued Date
Feb.3,2004
Mar.2,2004
1.1
Oct.6,2004
1.2
Oc.21,2004
1.3
Jan.20,2005
Revised Contents
NEW
Updata
Page:24 12. Reliability test Vibration Test& ShockTest ok
Updata
Page9:Note 8-5 B/L Lamp voltage kick-off time
Modify
Page 10: 8-5) Timing Characteristics Of Input Signals
Page 13: Fig.8-2 Horizontal Start Pixel
Updata:
Page 20: Lamp current about 5mA brightness & lamp life time.
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not
be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View
International Co., Ltd.
Page:28