NSC DS90CR213MTD

General Description
The DS90CR213 transmitter converts 21 bits of CMOS/TTL
data into three LVDS (Low Voltage Differential Signaling)
data streams. A phase-locked transmit clock is transmitted in
parallel with the data streams over a fourth LVDS link. Every
cycle of the transmit clock 21 bits of input data are sampled
and transmitted. The DS90CR214 receiver converts the
LVDS data streams back into 21 bits of CMOS/TTL data. At
a transmit clock frequency of 66 MHz, 21 bits of TTL data are
transmitted at a rate of 462 Mbps per LVDS data channel.
Using a 66 MHz clock, the data throughput is 1.386 Gbit/s
(173 Mbytes/s).
The multiplexing of the data lines provides a substantial
cable reduction. Long distance parallel single-ended buses
typically require a ground wire per active signal (and have
very limited noise rejection capability). Thus, for a 21-bit wide
data and one clock, up to 44 conductors are required. With
the Channel Link chipset as few as 9 conductors (3 data
pairs, 1 clock pair and a minimum of one ground) are
needed. This provides an 80% reduction in required cable
width, which provides a system cost savings, reduces connector physical size and cost, and reduces shielding requirements due to the cable’s smaller form factor.
The 21 CMOS/TTL inputs can support a variety of signal
combinations. For example, 5 4-bit nibbles (byte + parity) or
2 9-bit (byte + 3 parity) and 1 control.
Features
n
n
n
n
n
n
n
n
n
n
n
66 MHz Clock Support
Up to 173 Mbytes/s bandwidth
Low power CMOS design ( < 610 mW)
Power-down mode ( < 0.5 mW total)
Up to 1.386 Gbit/s data throughput
Narrow bus reduces cable size and cost
290 mV swing LVDS devices for low EMI
PLL requires no external components
Low profile 48-lead TSSOP package
Rising edge data strobe
Compatible with TIA/EIA-644 LVDS Standard
Block Diagrams
DS90CR213
DS90CR214
DS012888-27
Order Number DS90CR213MTD
See NS Package Number MTD48
DS90CR213/DS90CR214
DS90CR213/DS90CR214
21-Bit Channel Link—66 MHz
DS90CR213/DS90CR214 21-Bit Channel Link—66 MHz
July 1997
DS012888-1
Order Number DS90CR214MTD
See NS Package Number MTD48
TRI-STATE ® is a registered trademark of National Semiconductor Corporation.
© 1998 National Semiconductor Corporation
www.national.com
DS012888
PrintDate=1998/01/07 PrintTime=09:53:21 28561 ds012888 Rev. No. 5
cmserv
Proof
1
1
Pin Diagrams
DS90CR213
DS90CR214
DS012888-21
DS012888-22
Typical Application
DS012888-23
www.national.com
2
PrintDate=1998/01/07 PrintTime=09:53:21 28561 ds012888 Rev. No. 5
cmserv
Proof
2
Absolute Maximum Ratings (Note 1)
Package Derating:
DS90CR213
16 mW/˚C above +25˚C
DS90CR214
15 mW/˚C above +25˚C
ESD Rating (Note 4)
This device does not meet 2000V
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (VCC)
CMOS/TTL Input Voltage
CMOS/TTL Output Voltage
LVDS Receiver Input Voltage
LVDS Driver Output Voltage
LVDS Output Short Circuit
Duration
Junction Temperature
Storage Temperature
Lead Temperature
(Soldering, 4 sec)
Maximum Package Power
Dissipation Capacity
MTD48 (TSSOP) Package:
DS90CR213
DS90CR214
−0.3V
−0.3V
−0.3V
−0.3V
to
to
to
to
−0.3V to +6V
(VCC + 0.3V)
(VCC + 0.3V)
(VCC + 0.3V)
(VCC + 0.3V)
Recommended Operating
Conditions
Min
4.75
Supply Voltage (VCC)
Operating Free Air
−10
Temperature (TA)
Receiver Input Range
0
Supply Noise Voltage (VCC)
Continuous
+150˚C
−65˚C to +150˚C
+260˚C
Nom
5.0
Max
5.25
+25
+70
2.4
Units
V
˚C
V
100 mVP-P
@ 25˚C
1.98W
1.89W
Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
CMOS/TTL DC SPECIFICATIONS
VIH
High Level Input Voltage
2.0
VCC
VIL
Low Level Input Voltage
GND
0.8
VOH
High Level Output Voltage
VOL
Low Level Output Voltage
VCL
Input Clamp Voltage
IIN
Input Current
IOS
Output Short Circuit Current
IOH = −0.4 mA
IOL = 2 mA
3.8
ICL = −18 mA
VIN = VCC, GND, 2.5V or 0.4V
VOUT = 0V
4.9
V
V
0.1
0.3
−0.79
−1.5
V
V
± 5.1
± 10
µA
−120
mA
450
mV
35
mV
LVDS DRIVER DC SPECIFICATIONS
VOD
Differential Output Voltage
∆VOD
Change in VOD between
Complimentary Output States
VOS
Offset Voltage
∆VOS
Change in Magnitude of VOS
between Complimentary Output
States
IOS
Output Short Circuit Current
IOZ
Output TRI-STATE ® Current
RL = 100Ω
250
1.1
VOUT = 0V, R L = 100Ω
Powerdown = 0V, VOUT = 0V or VCC
290
1.25
1.375
V
35
mV
−2.9
−5
mA
±1
± 10
µA
+100
mV
LVDS RECEIVER DC SPECIFICATIONS
VTH
Differential Input High Threshold
VTL
Differential Input Low Threshold
IIN
Input Current
VCM = +1.2V
−100
mV
± 10
± 10
µA
49
63
mA
51
64
mA
70
84
mA
1
25
µA
VIN = +2.4V, VCC = 5.0V
VIN = 0V, VCC = 5.0V
µA
TRANSMITTER SUPPLY CURRENT
ICCTW
ICCTZ
Transmitter Supply Current
RL = 100Ω, C
Worst Case
Worst Case Pattern
Transmitter Supply Current
(Figure 1 and Figure 2 )
Powerdown = Low
Power Down
L
= 5 pF,
f = 32.5 MHz
f = 37.5 MHz
f = 66 MHz
Driver Outputs in TRI-STATE under
Powerdown Mode
3
PrintDate=1998/01/07 PrintTime=09:53:21 28561 ds012888 Rev. No. 5
www.national.com
cmserv
Proof
3
Electrical Characteristics
(Continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
64
77
mA
70
85
mA
110
140
mA
1
10
µA
RECEIVER SUPPLY CURRENT
ICCRW
ICCRZ
Receiver Supply Current
CL = 8 pF,
Worst Case
Worst Case Pattern
Receiver Supply Current
(Figure 1 and Figure 3 )
Powerdown = Low
Power Down
f = 32.5 MHz
f = 37.5 MHz
f = 66 MHz
Receiver Outputs in Previous State during
Power Down Mode.
Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device
should be operated at these limits. The tables of “Electrical Characteristics” specify conditions for device operation.
Note 2: Typical values are given for VCC = 5.0V and TA = +25˚C.
Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except VOD and ∆V OD).
Note 4: ESD Rating: HBM (1.5 kΩ, 100 pF)
PLL VCC ≥ 1000V
All Other Pins ≥ 2000V
EIAJ (0Ω, 200 pF) ≥ 150V
Note 5: VOS previously referred as VCM.
Transmitter Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified
Typ
Max
Units
LLHT
Symbol
LVDS Low-to-High Transition Time (Figure 2 )
Parameter
Min
0.75
1.5
ns
LHLT
LVDS High-to-Low Transition Time (Figure 2 )
0.75
1.5
ns
TCIT
TxCLK IN Transition Time (Figure 4 )
TCCS
TxOUT Channel-to-Channel Skew (Note 6) (Figure 5)
TPPos0
Transmitter Output Pulse Position for Bit 0 (Figure 16 )
−0.30
TPPos1
Transmitter Output Pulse Position for Bit 1
1.70
TPPos2
Transmitter Output Pulse Position for Bit 2
3.60
TPPos3
Transmitter Output Pulse Position for Bit 3
TPPos4
8
ns
350
ps
0
0.30
ns
(1/7)Tclk
2.50
ns
(2/7)Tclk
4.50
ns
5.90
(3/7)Tclk
6.75
ns
Transmitter Output Pulse Position for Bit 4
8.30
(4/7)Tclk
9.00
ns
TPPos5
Transmitter Output Pulse Position for Bit 5
10.40
(5/7)Tclk
11.10
ns
TPPos6
Transmitter Output Pulse Position for Bit 6
12.70
(6/7)Tclk
13.40
ns
TCIP
TxCLK IN Period (Figure 6 )
15
T
50
ns
TCIH
TxCLK IN High Time (Figure 6 )
0.35T
0.5T
0.65T
ns
TCIL
TxCLK IN Low Time (Figure 6 )
0.35T
0.5T
0.65T
ns
TSTC
TxIN Setup to TxCLK IN (Figure 6 )
5
3.5
THTC
TxIN Hold to TxCLK IN (Figure 6 )
2.5
1.5
TCCD
TxCLK IN to TxCLK OUT Delay @25˚C, VCC = 5.0V (Figure 8 )
3.5
TPLLS
TPDD
f = 66 MHz
ns
ns
8.5
ns
Transmitter Phase Lock Loop Set (Figure 10 )
10
ms
Transmitter Powerdown Delay (Figure 14 )
100
ns
Note 6: This limit based on bench characterization.
Receiver Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified
Typ
Max
Units
CLHT
Symbol
CMOS/TTL Low-to-High Transition Time (Figure 3 )
2.5
4.0
ns
CHLT
CMOS/TTL High-to-Low Transition Time (Figure 3 )
RxIN Skew Margin (Note 7) V CC = 5V,TA = 25˚C(Figure 17)
2.0
4.0
ns
RSKM
Parameter
www.national.com
Min
f = 40 MHz
f = 66 MHz
700
ps
600
ps
4
PrintDate=1998/01/07 PrintTime=09:53:21 28561 ds012888 Rev. No. 5
cmserv
Proof
4
Receiver Switching Characteristics
(Continued)
Over recommended operating supply and temperature ranges unless otherwise specified
Symbol
Parameter
RCOP
RxCLK OUT Period (Figure 7 )
RCOH
RxCLK OUT High Time (Figure 7 )
f = 40 MHz
f = 66 MHz
f = 40 MHz
RCOL
RxCLK OUT Low Time (Figure 7 )
RSRC
RxOUT Setup to RxCLK OUT (Figure 7 )
RHRC
RxOUT Hold to RxCLK OUT (Figure 7 )
RCCD
RxCLK IN to RxCLK OUT Delay @25˚C, VCC = 5.0V (Figure 9 )
f = 66 MHz
f = 40 MHz
f = 66 MHz
f = 40 MHz
f = 66 MHz
Min
Typ
Max
Units
15
T
50
ns
6
ns
4.3
5
ns
10.5
ns
7.0
9
ns
4.5
2.5
ns
4.2
ns
6.5
4
ns
5.2
6.4
ns
10.7
ns
RPLLS
Receiver Phase Lock Loop Set (Figure 11 )
10
ms
RPDD
Receiver Powerdown Delay (Figure 15 )
1
µs
Note 7: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account for transmitter output skew (TCCS)
and the setup and hold time (internal data sampling window), allowing LVDS cable skew dependent on type/length and source clock (TxCLK IN) jitter.
RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle)
AC Timing Diagrams
DS012888-2
FIGURE 1. “Worst Case” Test Pattern
DS012888-3
DS012888-4
FIGURE 2. DS90CR213 (Transmitter) LVDS Output Load and Transition Times
DS012888-5
DS012888-6
FIGURE 3. DS90CR214 (Receiver) CMOS/TTL Output Load and Transition Times
5
PrintDate=1998/01/07 PrintTime=09:53:21 28561 ds012888 Rev. No. 5
www.national.com
cmserv
Proof
5
AC Timing Diagrams
(Continued)
DS012888-7
FIGURE 4. DS90CR213 (Transmitter) Input Clock Transition Time
DS012888-8
Note 8: Measurements at Vdiff = 0V
Note 9: TCSS measured between earliest and latest LVDS edges.
Note 10: TxCLK Differential Low→High Edge
FIGURE 5. DS90CR213 (Transmitter) Channel-to-Channel Skew
DS012888-9
FIGURE 6. DS90CR213 (Transmitter) Setup/Hold and High/Low Times
DS012888-10
FIGURE 7. DS90CR214 (Receiver) Setup/Hold and High/Low Times
www.national.com
6
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
cmserv
Proof
6
AC Timing Diagrams
(Continued)
DS012888-11
FIGURE 8. DS90CR213 (Transmitter) Clock In to Clock Out Delay
DS012888-12
FIGURE 9. DS90CR214 (Receiver) Clock In to Clock Out Delay
DS012888-13
FIGURE 10. DS90CR213 (Transmitter) Phase Lock Loop Set Time
DS012888-14
FIGURE 11. DS90CR214 (Receiver) Phase Lock Loop Set Time
7
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
www.national.com
cmserv
Proof
7
AC Timing Diagrams
(Continued)
DS012888-15
FIGURE 12. Seven Bits of LVDS in Once Clock Cycle
DS012888-16
FIGURE 13. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR283)
DS012888-17
FIGURE 14. Transmitter Powerdown Delay
DS012888-18
FIGURE 15. Receiver Powerdown Delay
www.national.com
8
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
cmserv
Proof
8
AC Timing Diagrams
(Continued)
DS012888-19
FIGURE 16. Transmitter LVDS Output Pulse Position Measurement
DS012888-20
SW—Setup and Hold Time (Internal Data Sampling Window)
TCCS—Transmitter Output Skew
RSKM ≥ Cable Skew (Type, Length) + Source Clock Jitter (Cycle to Cycle)
Cable Skew—Typically 10 ps–40 ps per foot
FIGURE 17. Receiver LVDS Input Skew Margin
DS90CR213 Pin Description—Channel Link Transmitter
I/O
No.
TxIN
Pin Name
I
21
TTL level inputs.
Description
TxOUT+
O
3
Positive LVDS differential data output.
TxOUT−
O
3
Negative LVDS differentiaI data output.
TxCLK IN
I
1
TTL level clock input. The rising edge acts as data strobe.
TxCLK OUT+
O
1
Positive LVDS differential clock output.
TxCLK OUT−
O
1
Negative LVDS differential clock output.
PWR DOWN
I
1
TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power
down.
VCC
I
4
Power supply pins for TTL inputs.
GND
I
5
Ground pins for TTL inputs.
9
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
www.national.com
cmserv
Proof
9
DS90CR213 Pin Description—Channel Link Transmitter
Pin Name
I/O
No.
I
1
PLL VCC
(Continued)
Description
Power supply pin for PLL.
PLL GND
I
2
Ground pins for PLL.
LVDS VCC
I
1
Power supply pin for LVDS outputs.
LVDS GND
I
3
Ground pins for LVDS outputs.
DS90CR214 Pin Description—Channel Link Receiver
Pin Name
RxIN+
I/O
No.
I
3
Description
Positive LVDS differential data inputs.
RxIN−
I
3
Negative LVDS differential data inputs.
RxOUT
O
21
TTL level outputs.
RxCLK IN+
I
1
Positive LVDS differential clock input.
RxCLK IN−
I
1
Negative LVDS differentiaI clock input.
RxCLK OUT
O
1
TTL level clock output. The rising edge acts as data strobe.
PWR DOWN
I
1
TTL Ievel input. Locks the previous receiver output state.
VCC
I
4
Power supply pins for TTL outputs.
GND
I
5
Ground pins for TTL outputs.
PLL VCC
I
1
Power supply for PLL.
PLL GND
I
2
Ground pin for PLL.
LVDS VCC
I
1
Power supply pin for LVDS inputs.
LVDS GND
I
3
Ground pins for LVDS inputs.
Applications Information
recommended that cable skew remain below 350 ps ( @ 66
MHz clock rate) to maintain a sufficient data sampling window at the receiver.
In addition to the four or five cable pairs that carry data and
clock, it is recommended to provide at least one additional
conductor (or pair) which connects ground between the
transmitter and receiver. This low impedance ground provides a common mode return path for the two devices. Some
of the more commonly used cable types for point-to-point applications include flat ribbon, flex, twisted pair and
Twin-Coax. All are available in a variety of configurations and
options. Flat ribbon cable, flex and twisted pair generally perform well in short point-to-point applications while Twin-Coax
is good for short and long applications. When using ribbon
cable, it is recommended to place a ground line between
each differential pair to act as a barrier to noise coupling between adjacent pairs. For Twin-Coax cable applications, it is
recommended to utilize a shield on each cable pair. All extended point-to-point applications should also employ an
overall shield surrounding all cable pairs regardless of the
cable type. This overall shield results in improved transmission parameters such as faster attainable speeds, longer
distances between transmitter and receiver and reduced
problems associated with EMS or EMI.
The high-speed transport of LVDS signals has been demonstrated on several types of cables with excellent results.
However, the best overall performance has been seen when
using Twin-Coax cable. Twin-Coax has very low cable skew
and EMI due to its construction and double shielding. All of
the design considerations discussed here and listed in the
supplemental application notes provide the subsystem communications designer with many useful guidelines. It is rec-
The Channel Link devices are intended to be used in a wide
variety of data transmission applications. Depending upon
the application the interconnecting media may vary. For example, for lower data rate (clock rate) and shorter cable
lengths ( < 2m), the media electrical performance is less critical. For higher speed/long distance applications the media’s
performance becomes more critical. Certain cable constructions provide tighter skew (matched electrical length between the conductors and pairs). Twin-coax for example, has
been demonstrated at distances as great as 5 meters and
with the maximum data transfer of 1.38 Gbit/s. Additional applications information can be found in the following National
Interface Application Notes:
AN = ####
Topic
AN-1041
Introduction to Channel Link
AN-1035
PCB Design Guidelines for LVDS and
Link Devices
AN-806
Transmission Line Theory
AN-905
Transmission Line Calculations and
Differential Impedance
AN-916
Cable Information
CABLES: A cable interface between the transmitter and receiver needs to support the differential LVDS pairs. The
21-bit CHANNEL LINK chipset (DS90CR213/214) requires
four pairs of signal wires and the 28-bit CHANNEL LINK
chipset (DS90CR283/284) requires five pairs of signal wires.
The ideal cable/connector interface would have a constant
100Ω differential impedance throughout the path. It is also
www.national.com
10
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
cmserv
Proof
10
Applications Information
TERMINATION: Use of current mode drivers requires a terminating resistor across the receiver inputs. The CHANNEL
LINK chipset will normally require a single 100Ω resistor between the true and complement lines on each differential
pair of the receiver input. The actual value of the termination
resistor should be selected to match the differential mode
characteristic impedance (90Ω to 120Ω typical) of the cable.
Figure 18 shows an example. No additional pull-up or
pull-down resistors are necessary as with some other differential technologies such as PECL. Surface mount resistors
are recommended to avoid the additional inductance that accompanies leaded resistors. These resistors should be
placed as close as possible to the receiver input pins to reduce stubs and effectively terminate the differential lines.
DECOUPLING CAPACITORS: Bypassing capacitors are
needed to reduce the impact of switching noise which could
limit performance. For a conservative approach three
parallel-connected decoupling capacitors (Multi-Layered Ceramic type in surface mount form factor) between each VCC
and the ground plane(s) are recommended. The three capacitor values are 0.1 µF, 0.01µF and 0.001 µF. An example
is shown in Figure 19. The designer should employ wide
traces for power and ground and ensure each capacitor has
its own via to the ground plane. If board space is limiting the
number of bypass capacitors, the PLL VCC should receive
the most filtering/bypassing. Next would be the LVDS VCC
pins and finally the logic VCC pins.
(Continued)
ommended that the designer assess the tradeoffs of each
application thoroughly to arrive at a reliable and economical
cable solution.
BOARD LAYOUT: To obtain the maximum benefit from the
noise and EMI reductions of LVDS, attention should be paid
to the layout of differential lines. Lines of a differential pair
should always be adjacent to eliminate noise interference
from other signals and take full advantage of the noise canceling of the differential signals. The board designer should
also try to maintain equal length on signal traces for a given
differential pair. As with any high speed design, the impedance discontinuities should be limited (reduce the numbers
of vias and no 90 degree angles on traces). Any discontinuities which do occur on one signal line should be mirrored in
the other line of the differential pair. Care should be taken to
ensure that the differential trace impedance match the differential impedance of the selected physical media (this impedance should also match the value of the termination resistor
that is connected across the differential pair at the receiver’s
input). Finally, the location of the CHANNEL LINK TxOUT/
RxIN pins should be as close as possible to the board edge
so as to eliminate excessive pcb runs. All of these considerations will limit reflections and crosstalk which adversely effect high frequency performance and EMI.
UNUSED INPUTS: All unused inputs at the TxIN inputs of
the transmitter must be tied to ground. All unused outputs at
the RxOUT outputs of the receiver must then be left floating.
DS012888-24
FIGURE 18. LVDS Serialized Link Termination
width of 2.16 ns. Differential skew (∆t within one differential
pair), interconnect skew (∆t of one differential pair to another) and clock jitter will all reduce the available window for
sampling the LVDS serial data streams. Care must be taken
to ensure that the clock input to the transmitter be a clean
low noise signal. Individual bypassing of each VCC to ground
will minimize the noise passed on to the PLL, thus creating a
low jitter LVDS clock. These measures provide more margin
for channel-to-channel skew and interconnect skew as a part
of the overall jitter/skew budget.
COMMON MODE vs. DIFFERENTIAL MODE NOISE MARGIN: The typical signal swing for LVDS is 300 mV centered
at +1.2V. The CHANNEL LINK receiver supports a 100 mV
threshold therefore providing approximately 200 mV of differential noise margin. Common mode protection is of more importance to the system’s operation due to the differential
data transmission. LVDS supports an input voltage range of
Ground to +2.4V. This allows for a ± 1.0V shifting of the center point due to ground potential differences and common
mode noise.
DS012888-25
FIGURE 19. CHANNEL LINK
Decoupling Configuration
CLOCK JITTER: The CHANNEL LINK devices employ a
PLL to generate and recover the clock transmitted across the
LVDS interface. The width of each bit in the serialized LVDS
data stream is one-seventh the clock period. For example, a
66 MHz clock has a period of 15 ns which results in a data bit
11
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
www.national.com
cmserv
Proof
11
Applications Information
The CHANNEL LINK chipset is designed to protect itself
from accidental loss of power to either the transmitter or receiver. If power to the transmit board is lost, the receiver
clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped. When
the receiver board loses power, the receiver inputs are
shorted to V CC through an internal diode. Current is limited
(5 mA per input) by the fixed current mode drivers, thus
avoiding the potential for latchup when powering the device.
(Continued)
POWER SEQUENCING AND POWERDOWN MODE: Outputs of the CHANNEL LINK transmitter remain in TRI-STATE
until the power supply reaches 3V. Clock and data outputs
will begin to toggle 10 ms after VCC has reached 4.5V and
the Powerdown pin is above 2V. Either device may be placed
into a powerdown mode at any time by asserting the Powerdown pin (active low). Total power dissipation for each device will decrease to 5 µW (typical).
DS012888-26
FIGURE 20. Single-Ended and Differential Waveforms
Book
Extract
End
www.national.com
12
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
cmserv
Proof
12
THIS PAGE IS IGNORED IN THE DATABOOK
13
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
13
cmserv
Proof
13
DS90CR213/DS90CR214 21-Bit Channel Link—66 MHz
Physical Dimensions
inches (millimeters) unless otherwise noted
48-Lead Molded Thin Shrink Small Outline Package, JEDEC
NS Package Number MTD48
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
1. Life support devices or systems are devices or sysdevice or system whose failure to perform can be reatems which, (a) are intended for surgical implant into
sonably expected to cause the failure of the life support
the body, or (b) support or sustain life, and whose faildevice or system, or to affect its safety or effectiveness.
ure to perform when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: [email protected]
www.national.com
National Semiconductor
Europe
Fax: +49 (0) 1 80-530 85 86
Email: [email protected]
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80
National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: [email protected]
National Semiconductor
Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
PrintDate=1998/01/07 PrintTime=09:53:22 28561 ds012888 Rev. No. 5
cmserv
Proof
14