LMC6024 Low Power CMOS Quad Operational Amplifier General Description The LMC6024 is a CMOS quad operational amplifier which can operate from either a single supply or dual supplies. Its performance features include an input common-mode range that reaches V−, low input bias current and voltage gain (into 100 kΩ and 5 kΩ loads) that is equal to or better than widely accepted bipolar equivalents, while the power supply requirement is less than 1 mW. This chip is built with National’s advanced Double-Poly Silicon-Gate CMOS process. See the LMC6022 datasheet for a CMOS dual operational amplifier with these same features. Features n Specified for 100 kΩ and 5 kΩ loads n High voltage gain 120 dB n Low offset voltage drift 2.5 µV/˚C n n n n n n Ultra low input bias current 40 fA Input common-mode range includes V− Operating range from +5V to +15V supply Low distortion 0.01% at 1 kHz Slew rate 0.11 V/µs Micropower operation 1 mW Applications n n n n n n n High-impedance buffer or preamplifier Current-to-voltage converter Long-term integrator Sample-and-hold circuit Peak detector Medical instrumentation Industrial controls Connection Diagram 14-Pin DIP/SO DS011235-1 Top View © 2000 National Semiconductor Corporation This Material Copyrighted by Its Respective Manufacturer DS011235 www.national.com LMC6024 Low Power CMOS Quad Operational Amplifier August 2000 LMC6024 Absolute Maximum Ratings (Note 1) Output Short Circuit to V− Junction Temperature ESD Tolerance (Note 4) Power Dissipation If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Differential Input Voltage Supply Voltage (V+ − V−) Lead Temperature (Soldering, 10 sec.) Storage Temperature Range Voltage at Output/Input Pin Current at Input Pin Current at Output Pin Current at Power Supply Pin Output Short Circuit to V+ ± Supply Voltage (Note 2) 150˚C 1000V (Note 3) Operating Ratings 16V −40˚C ≤ TJ ≤ +85˚C 4.75V to 15.5V (Note 10) Temperature Range Supply Voltage Range Power Dissipation Thermal Resistance (θJA), (Note 11) 14-Pin DIP 14-Pin SO 260˚C −65˚C to +150˚C (V+) + 0.3V, (V−) − 0.3V ± 5 mA ± 18 mA 35 mA (Note 12) 85˚C/W 115˚C/W DC Electrical Characteristics The following specifications apply for V+ = 5V, V− = 0V, VCM = 1.5V, VO = 2.5V, and RL = 1M unless otherwise noted. Boldface limits apply at the temperature extremes; all other limits TJ = 25˚C. Typical Symbol Parameter Conditions (Note 5) LMC6024I Limit Units (Note 6) VOS ∆VOS/∆T Input Offset Voltage 1 Input Offset Voltage 9 mV 11 Max 2.5 µV/˚C Average Drift IB Input Bias Current 0.04 pA 200 IOS Input Offset Current RIN Input Resistance CMRR Common Mode 0.01 pA 100 +PSRR >1 0V ≤ VCM ≤ 12V V = 15V Positive Power Supply 5V ≤ V+ ≤ 15V 63 dB 61 Min 83 63 dB 61 Min 94 74 dB 73 Min −0.4 −0.1 V 0 Max Rejection Ratio 0V ≤ V− ≤ −10V −PSRR Negative Power Supply VCM Input Common-Mode V+ = 5V and 15V Voltage Range For CMRR ≥ 50 DB Rejection Ratio V+ − 1.9 AV Large Signal Voltage Gain RL = 100 kΩ (Note 7) 1000 Sourcing Sinking 500 RL = 5 kΩ (Note 7) www.national.com This Material Copyrighted by Its Respective Manufacturer 2 V+ − 2.3 V V+ − 2.5 Min 200 V/mV 100 Min 90 V/mV 40 Min 1000 100 V/mV 75 Min 250 50 V/mV 20 Min Sourcing Sinking Max TeraΩ 83 + Rejection Ratio Max (Continued) The following specifications apply for V+ = 5V, V− = 0V, VCM = 1.5V, VO = 2.5V, and RL = 1M unless otherwise noted. Boldface limits apply at the temperature extremes; all other limits TJ = 25˚C. Typical Symbol Parameter Conditions (Note 5) LMC6024I Limit Units (Note 6) VO Output Voltage Swing V+ = 5V 4.987 4.40 V 4.43 Min 0.004 0.06 V 0.09 Max 4.940 4.20 V 4.00 Min 0.040 0.25 V 0.35 Max 14.970 14.00 V 13.90 Min RL = 100 kΩ to 2.5V V+ = 5V RL = 5 kΩ to 2.5V V+ = 15V RL = 100 kΩ to 7.5V 0.007 V+ = 15V 14.840 RL = 5 kΩ to 7.5V 0.110 IO Output Current V+ = 5V Supply Current All Four Amplifiers VO = 1.5V 3 This Material Copyrighted by Its Respective Manufacturer V 13.50 Min V 22 13 mA 9 Min 21 13 mA 9 Min 40 23 mA 15 Min 39 23 mA 15 Min (Note 12) IS 13.70 Max Sourcing, VO = 0V Sinking, VO = 13V Max 0.40 (Note 2) V+ = 15V V 0.09 0.32 Sourcing, VO = 0V Sinking VO = 5V 0.06 160 240 µA 280 Max www.national.com LMC6024 DC Electrical Characteristics LMC6024 AC Electrical Characteristics The following specifications apply for V+ = 5V, V− = 0V, VCM = 1.5V, VO = 2.5V, and RL = 1M unless otherwise noted. Boldface limits apply at the temperature extremes; all other limits TJ = 25˚C. Typical Symbol Parameter Conditions (Note 5) LMC6024I Limit Units (Note 6) SR Slew Rate GBW Gain-Bandwidth Product θM Phase Margin GM Gain Margin (Note 8) 0.11 0.05 0.03 V/µs Min 0.35 MHz 50 Deg 17 dB Amp-to-Amp Isolation (Note 9) 130 dB en Input-Referred Voltage Noise F = 1 kHz 42 in Input-Referred Current Noise F = 1 kHz 0.0002 Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150˚C. Output currents in excess of ± 30 mA over long term may adversly affect reliability. Note 3: The maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any ambient temperature is PD = (TJ(max) − TA)/θJA. Note 4: Human body model, 100 pF discharge through a 1.5 kΩ resistor. Note 5: Typical values represent the most likely parametric norm. Note 6: All limits are guaranteed by testing or correlation. Note 7: V+ = 15V, VCM = 7.5V, and RL connected to 7.5V. For Sourcing tests, 7.5V ≤ VO ≤ 11.5V. For Sinking tests, 2.5V ≤ VO ≤ 7.5V. Note 8: V+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates. Note 9: Input referred, V+ = 15V and RL = 100 kΩ connected to 7.5V. Each amp excited in turn with 1 kHz to produce VO = 13 VPP. Note 10: For operating at elevated temperatures the device must be derated based on the thermal resistance θJA with PD = (TJ − TA)/θJA. Note 11: All numbers apply for packages soldered directly into a PC board. Note 12: Do not connect output to V+ when V+ is greater than 13V or reliability may be adversely affected. www.national.com This Material Copyrighted by Its Respective Manufacturer 4 VS = ± 7.5V, TA = 25˚C unless otherwise specified Supply Current vs Supply Voltage Input Bias Current vs Temperature DS011235-27 Common-Mode Voltage Range vs Temperature LMC6024 Typical Performance Characteristics DS011235-28 Output Characteristics Current Sinking DS011235-29 Output Characteristics Current Sourcing DS011235-30 Input Voltage Noise vs Frequency DS011235-31 DS011235-32 5 This Material Copyrighted by Its Respective Manufacturer www.national.com LMC6024 Typical Performance Characteristics VS = ± 7.5V, TA = 25˚C unless otherwise specified (Continued) Crosstalk Rejection vs Frequency CMRR vs Frequency DS011235-34 DS011235-33 CMRR vs Temperature Power Supply Rejection Ratio vs Frequency DS011235-35 DS011235-36 Open-Loop Voltage Gain vs Temperature Open-Loop Frequency Response DS011235-37 www.national.com This Material Copyrighted by Its Respective Manufacturer DS011235-38 6 VS = ± 7.5V, TA = 25˚C unless otherwise specified (Continued) Gain and Phase Responses vs Load Capacitance Gain and Phase Responses vs Temperature DS011235-39 Gain Error (VOS vs VOUT) DS011235-40 Non-Inverting Slew Rate vs Temperature DS011235-41 Inverting Slew Rate vs Temperature DS011235-42 Large-Signal Pulse Non-Inverting Response (AV = +1) DS011235-43 DS011235-44 7 This Material Copyrighted by Its Respective Manufacturer www.national.com LMC6024 Typical Performance Characteristics LMC6024 Typical Performance Characteristics VS = ± 7.5V, TA = 25˚C unless otherwise specified (Continued) Non-Inverting Small Signal Pulse Response (AV = +1) Inverting Large-Signal Pulse Response DS011235-46 DS011235-45 Inverting Small-Signal Pulse Response DS011235-47 www.national.com This Material Copyrighted by Its Respective Manufacturer 8 VS = ± 7.5V, TA = 25˚C unless otherwise specified (Continued) Stability vs Capacitive Load Stability vs Capacitive Load DS011235-4 DS011235-5 Note 13: Avoid resistive loads of less than 500Ω, as they may cause instability. Application Hints ing load resistance of 5 kΩ or less, the gain will be reduced as indicated in the Electrical Characterisitics. The op amp can drive load resistance as low as 500Ω without instability. AMPLIFIER TOPOLOGY The topology chosen for the LMC6024 is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator. As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via Cf and Cff) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward. COMPENSATING INPUT CAPACITANCE Refer to the LMC660 or LMC662 datasheets to determine whether or not a feedback capacitor will be necessary for compensation and what the value of that capacitor would be. CAPACITIVE LOAD TOLERANCE Like many other op amps, the LMC6024 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics. The load capacitance interacts with the op amp’s output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp’s phase margin so that the amplifier is no longer stable at low gains. The addition of a small resistor (50Ω to 100Ω) in series with the op amp’s output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capcitance is near the threshold for oscillation. DS011235-6 FIGURE 1. LMC6024 Circuit Topology (Each Amplifier) The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, for load resistance of at least 5 kΩ. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, when driv9 This Material Copyrighted by Its Respective Manufacturer www.national.com LMC6024 Typical Performance Characteristics LMC6024 Application Hints (Continued) DS011235-26 FIGURE 3. Compensating for Large Capacitive Loads with a Pull Up Resistor PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6024, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable. To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6024’s inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp’s inputs. See Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of 1012 ohms, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6024’s actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of 1011 ohms would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier’s performance. See Figure 5a, Figure 5b, Figure 5c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 5d. DS011235-7 FIGURE 2. Rx, Cx Improve Capacitive Load Tolerance Capacitive load driving capability is enhanced by using a pull up resistor to V+ Figure 3. Typically a pull up resistor conducting 50 µA or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics). www.national.com This Material Copyrighted by Its Respective Manufacturer 10 LMC6024 Application Hints (Continued) DS011235-8 FIGURE 4. Example of Guard Ring in P.C. Board Layout (Using the LMC6024) DS011235-10 (b) Non-Inverting Amplifier DS011235-9 (a) Inverting Amplifier DS011235-11 (c) Follower DS011235-12 (d) Howland Current Pump FIGURE 5. Guard Ring Connections struction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 6. The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don’t insert the amplifier’s input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board con- 11 This Material Copyrighted by Its Respective Manufacturer www.national.com LMC6024 Application Hints (Continued) DS011235-13 (Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.) DS011235-14 FIGURE 6. Air Wiring FIGURE 7. Simple Input Bias Current Test Circuit BIAS CURRENT TESTING The test method of Figure 7 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I−, the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors. Similarly, if S1 is shorted momentarily (while leaving S2 shorted) where Cx is the stray capacitance at the +input. Typical Single-Supply Applications (V+ = 5.0 VDC) Photodiode Current-to-Voltage Converter Micropower Current Source DS011235-16 DS011235-15 (Upper limit of output range dictated by input common-mode range; lower limit dictated by minimum current requirement of LM385.) Note 14: A 5V bias on the photodiode can cut its capacitance by a factor of 2 or 3, leading to improved response and lower noise. However, this bias on the photodiode will cause photodiode leakage (also known as its dark current). www.national.com This Material Copyrighted by Its Respective Manufacturer 12 LMC6024 Typical Single-Supply Applications (V+ = 5.0 VDC) (Continued) Low-Leakage Sample-and-Hold DS011235-17 Instrumentation Amplifier DS011235-18 If R1 = R5, R3 = R6, and R4 = R7; Then ∴AV ≈ 100 for circuit shown. For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7. 10 Hz Bandpass Filter 10 Hz High-Pass Filter (2 dB Dip) DS011235-20 DS011235-19 fO = 10 Hz Q = 2.1 Gain = −8.8 fc = 10 Hz d = 0.895 Gain = 1 13 This Material Copyrighted by Its Respective Manufacturer www.national.com LMC6024 Typical Single-Supply Applications (V+ = 5.0 VDC) (Continued) 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only) High Gain Amplifier with Offset Voltage Reduction DS011235-21 DS011235-22 Gain = −46.8 Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV), referred to VBIAS. Ordering Information Temperature Range Package NSC Drawing LMC6024IM 14-Pin M14A LMC6024IMX Small Outline Industrial −40˚C ≤ TJ ≤ +85˚C www.national.com This Material Copyrighted by Its Respective Manufacturer 14 Transport Media Rail Tape and Reel LMC6024 Low Power CMOS Quad Operational Amplifier Physical Dimensions inches (millimeters) unless otherwise noted 14-Pin Small Outline Molded Package (M) Order Number LMC6024IM NS Package Number M14A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: [email protected] www.national.com National Semiconductor Europe Fax: +49 (0) 180-530 85 86 Email: [email protected] Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: [email protected] National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. This Material Copyrighted by Its Respective Manufacturer