HA1630S07 Single CMOS High Drive Operational Amplifier REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Description HA1630S07 is a low power single CMOS operational amplifier featuring high output current with typical current supply of 60 µA (2.7 V to 5.5 V). This IC designed to operate from a single power supply and have full swing outputs. Available in CMPAK-5 and MPAK-5 package, the miniature size of this IC not only allows compact integration in portable devices but also minimizes distance of signal sources (sensors), thus reducing external noise pick up prior to amplification. This IC exhibit excellent current drive-power ratio capable of 2 kΩ load driving and yet resistant to oscillation for capacitive loads up to 200 pF. Features • • • • • IDD = 60 µA Typ (VDD = 3 V, RL = No load) VDD = 2.7 V to 5.5 V VIO = 6 mV Max IIB = 1 pA Typ IOSOURCE = 15 mA Typ (VDD = 3.0 V, VOH = 2.5 V) IOSINK = 15 mA Typ (VDD = 3.0 V, VOL = 0.5 V) • Input common voltage range includes ground Low supply current Low voltage operation Low input offset voltage Low input bias current High output current Ordering Information Part No. HA1630S07CM HA1630S07LP REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 1 of 14 Package Name CMPAK-5 MPAK-5 Package Code PTSP0005ZC-A PLSP0005ZB-A HA1630D07 Pin Arrangement VDD 5 VOUT 4 + − 1 3 2 VIN(+) VSS VIN(–) (Top view) Equivalent Circuit VDD Vbias2 VIN(–) VIN(+) VOUT Vbias1 VSS REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 2 of 14 Vbias3 HA1630D07 Absolute Maximum Ratings (Ta = 25°C) Item Symbol Supply voltage Differential input voltage Input voltage Output current Power dissipation VDD VIN(diff) VIN IOUT PT Operating temperature Storage temperature Topr Tstg Note: Ratings 7.0 –VDD to +VDD –0.1 to +VDD 40 80 (CMPAK-5) 120 (MPAK-5) –40 to +85 –55 to +125 Unit V V V mA mW Note 1 2 °C °C 1. Do not apply input voltage exceeding VDD or 7 V. 2. If Ta > 25°C, CMPAK-5: –0.8 mW/°C MPAK-5: –1.2 mW/°C Electrical Characteristics DC Characteristics (Ta = 25°C, VDD = 3.0 V, VSS = 0 V) Item Input offset voltage Input bias current Input offset current Common mode input voltage range Supply current Output source current Output sink current Open loop voltage gain Common mode rejection ratio Power supply rejection ratio Output high voltage Output low voltage Note: Symbol VIO IIB IIO VCM IDD IOSOURCE IOSINK AV CMRR PSRR VOH VOL Min — — — –0.1 — 7.5 7.5 55 50 55 2.9 — Typ — (1) (1) — 60 15 15 80 80 80 — — Max 6 — — 1.8 170 — — — — — — 0.1 Unit mV pA pA V µA mA mA dB dB dB V V Test Conditions VIN = 1.5 V, RL = 1 MΩ VIN = 1.5 V VIN = 1.5 V VIN(+) = 1.0 V, RL = ∞ VOUT = 2.5 V VOUT = 0.5 V RL = 100 kΩ VIN1 = 0 V, VIN2 = 1.8 V VDD1 = 2.7 V, VDD2 = 5.5 V RL = 2 kΩ to VSS RL = 2 kΩ to VDD ( ) : Design specification AC Characteristics (Ta = 25°C, VDD = 3.0 V, VSS = 0 V) Slew rate Item Symbol SRr SRf Gain bandwidth product GBW Note: ( ) : Design specification REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 3 of 14 Min — — Typ (1) (1) Max — — Unit V/µs — (1.5) — MHz Test Conditions VIN = 1.5 V, CL = 15 pF (VINL = 0.2 V, VINH = 1.7 V) VIN = 1.5 V, CL = 15 pF HA1630D07 Table of Graphs Supply current Electrical Characteristics IDD Output high voltage Output low voltage Output source current VOH VOL IOSOURCE Output sink current IOSINK Input offset voltage VIO Common mode input voltage range VCM Common mode rejection ratio Power supply rejection ratio Input bias current CMRR PSRR IIB Slew rate (rising) SRr Slew rate (falling) SRf Open loop gain AV Phase margin Noise input voltage PM VNI REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 4 of 14 vs. Supply voltage vs. Temperature vs. Rload vs. Rload vs. Output high voltage vs. Temperature vs. Output low voltage vs. Temperature vs. Supply voltage vs. Input voltage vs. Temperature vs. Supply voltage vs. Temperature vs. Input voltage vs. Supply voltage vs. Input voltage vs. Temperature vs. Cload vs. Temperature Time waveform vs. Cload vs. Temperature Time waveform vs. Rload vs. Frequency vs. Cload vs. Frequency Characteristic Curves 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25, 26 27 28 Test Circuit No. 1 1 2 3 4 4 5 5 6 6 7 8 8 9 10 11, 12 11, 12 13 13 13 13 13 13 14 14 14 15 HA1630D07 Test Circuits (Unless otherwise noted, VDD = 3 V, VSS = 0 V, Ta = 25°C) 1. Supply Current, IDD − + 2. Output High Voltage, VOH A − + VDD 1V V 1V 3. Output Low Voltage, VOL RLOAD = 2 kΩ V − + VDD RLOAD = 2 kΩ 4. Output Source Current, IOSOURCE − + VDD 1V VDD A 1V 5. Output Sink Current, IOSINK VOUT 6. Input Offset Voltage vs. Operating Voltage 1 MΩ 1 kΩ − + VDD A 1V − + VOUT V 1 kΩ VDD VDD/2 VOUT 1 MΩ VIO = VOUT / 1001 7. Input Offset Voltage, VIO 8. Common Mode Input Voltage Range, VCM 1 MΩ 1 kΩ 1 kΩ 1 MΩ 1 MΩ VOUT V − + 1 kΩ 1.5 V –1.5 V 1 kΩ VIN − + 1 MΩ VCML 1.5 V VIO = VOUT / 1001 REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 5 of 14 VOUT V Note: VCML and VCMH are values of VIN when VIO changes more than 50 dB taking VIN = 0 V as reference. VDD VIO VIN = 0 V VIN VCMH HA1630D07 Test Circuits (cont.) (Unless otherwise noted, VDD = 3 V, VSS = 0 V, Ta = 25°C) 9. Common Mode Rejection Ratio, CMRR 1 MΩ 1 kΩ VOUT V − + 1.5 V 1 kΩ VIN Measure Point VIN –1.5 V Calculate VIO –1.5 V VOUT1 VIO1 = VOUT1 / 1001 0.3 V VOUT2 VIO2 = VOUT2 / 1001 VDD Measure Point Calculate VIO 2.7 V VOUT1 VIO1 = VOUT1 / 1001 VOUT2 VIO2 = VOUT2 / 1001 1 MΩ CMRR Calculation CMRR = 20log10 |[VIO2 – VIO1]| 0.3 – (–1.5 V) 10. Power Supply Rejection Ratio, PSRR 1 MΩ 1 kΩ 1 kΩ 1 MΩ VOUT V − + VDD/2 –VDD/2 5.5 V 11. Input Bias Current, IIB+ 12. Input Bias Current, IIB– − A + A VDD VIN CMRR Calculation PSRR = 20log10 − + |[VIO2 – VIO1]| 5.5 V – 2.7 V VDD VIN 13. Slew Rate (Large Signal Input) VIN 1.7 V – 0.2 V − + 50 Ω VOUT V VDD 15 pF 90% ∆Vtr VOUT 10% ∆ttr REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 6 of 14 SRr = ∆Vtr / ∆ttr SRf = ∆Vtf / ∆ttf 90% ∆Vtf 10% ∆ttf HA1630D07 Test Circuits (cont.) (Unless otherwise noted, VDD = 3 V, VSS = 0 V, Ta = 25°C) 14. Open Loop Voltage Gain, AV 1 MΩ 10 kΩ 10 to 100 MHz –40 dBm V VIN VOUT V − + 50 Ω 1.5 V –1.5 V 15. Noise Input Voltage, VNI 1 MΩ 1 kΩ − + VOUT V 1.5 V –1.5 V REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 7 of 14 VNI = VOUT 1001 AV = 20log10 101 × |VOUT| |VIN| HA1630D07 Characteristic Curves Figure 2 HA1630S07 Supply Current vs. Ambient Temperature 90 Supply Current, IDD (µA) Supply Current, IDD (µA) Figure 1 HA1630S07 Supply Current vs. Supply Voltage 80 70 60 50 40 30 20 2 3 4 5 Supply Voltage, VDD (V) 6 90 80 70 40 30 20 –50 3.0 2.9 2.8 2.7 100 1k 10 k Resistor Load, RL (Ω) 100 k Figure 5 HA1630S07 Output High Voltage vs. Output Source Current 6 VDD = 5.5 V 5 VDD = 5.0 V 4 3 VDD = 3.0 V 2 1 VDD = 2.7 V 0 0 10 20 30 40 50 Output Source Current, IOSOURCE (mA) REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 8 of 14 Output Low Voltage, VOL (V) 3.1 –25 0 25 50 75 100 Ambient Temperature, Ta (°C) Figure 4 HA1630S07 Output Low Voltage vs. Resistor Load Output Source Current, IOSOURCE (mA) Output High Voltage, VOH (V) Output High Voltage, VOH (V) VDD = 3.0 V VDD = 2.7 V, 3.0 V 50 Figure 3 HA1630S07 Output High Voltage vs. Resistor Load 3.2 VDD = 5.5 V 60 0.3 VDD = 3.0 V 0.2 0.1 0.0 –0.1 100 1k 10 k Resistor Load, RL (Ω) 100 k Figure 6 HA1630S07 Output Source Current vs. Ambient Temperature 30 VDD = 3.0 V 25 20 15 10 5 –50 –25 0 25 50 75 100 Ambient Temperature, Ta (°C) HA1630D07 VDD = 2.7 V 1 0 VDD = 5.0 V VDD = 5.5 V 0 10 20 30 40 50 Output Sink Current, IOSINK (mA) Figure 9 HA1630S07 Input Offset Voltage vs. Supply Voltage 6 4 2 0 –2 –4 –6 2 3 4 5 Supply Voltage, VDD (V) 6 Output Sink Current, IOSINK (mA) VDD = 3.0 V 2 Input Offset Voltage, VIO (mV) Figure 7 HA1630S07 Output Low Voltage vs. Output Sink Current 3 Figure 11 HA1630S07 Input Offset Voltage vs. Ambient Temperature 6 VDD = 2.7 V, 3.0 V, 5.5 V 4 2 0 –2 –4 –6 –50 –25 0 25 50 75 100 Ambient Temperature, Ta (°C) REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 9 of 14 Figure 8 HA1630S07 Output Sink Current vs. Ambient Temperature 30 VDD = 3.0 V 25 20 15 10 5 –50 –25 0 25 50 75 100 Ambient Temperature, Ta (°C) Figure 10 HA1630S07 Input Offset Voltage vs. Input Voltage 15 VDD = 1.5 V, VSS = –1.5 V 10 5 0 –5 –10 –15 –2.5 –1.5 –0.5 0.5 Input Voltage, VIN (V) 1.5 Figure 12 HA1630S07 Common Mode Input Voltage vs. Supply Voltage 5 Common Mode Input Voltage, VCM (V) Input Offset Voltage, VIO (mV) Input Offset Voltage, VIO (mV) Output Low Voltage, VOL (V) Characteristic Curves (cont.) 4 VCM+ 3 2 Common Mode Input Voltage Range 1 0 –1 –2 VCM– 2 3 4 5 Supply Voltage, VDD (V) 6 HA1630D07 VDD = 3.0 V VCM+ 1.0 Common Mode Input Voltage Range 0.0 VCM– Input Bias Current, IIB (pA) Power Supply Rejection Ratio, PSRR (dB) –1.0 –50 –25 0 25 50 75 100 Ambient Temperature, Ta (°C) Figure 15 HA1630S07 Power Supply Rejection Ratio vs. Supply Voltage 120 100 80 60 40 20 0 2 3 4 5 Supply Voltage, VDD (V) 6 Figure 17 HA1630S07 Input Bias Current vs. Ambient Temperature 100 VDD = 3.0 V 50 0 –50 –100 –50 –25 0 25 50 75 100 Ambient Temperature, Ta (°C) REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 10 of 14 Figure 14 HA1630S07 Common Mode Rejection Ratio vs. Input Voltage 120 VDD = 1.5 V, VSS = –1.5 V 100 80 60 40 20 0 –2 –1 0 Input Voltage, VIN (V) 1 Figure 16 HA1630S07 Input Bias Current vs. Input Voltage Input Bias Current, IIB (pA) 2.0 Slew Rate (rising), SRr (V/µs) Common Mode Input Voltage, VCM (V) Figure 13 HA1630S07 Common Mode Input Voltage vs. Ambient Temperature 3.0 Common Mode Rejection Ratio, CMRR (dB) Characteristic Curves (cont.) 100 VDD = 3.0 V 50 0 –50 –100 0 1 2 Input Voltage, VIN (V) 3 Figure 18 HA1630S07 Slew Rate (rising) vs. Capacitive Load 3.0 VDD = 3.0 V 2.0 1.0 0.0 0 100 200 300 Capacitive Load, CL (pF) 400 HA1630D07 Characteristic Curves (cont.) 3.0 Figure 20 HA1630S07 Slew Rate (rising) VDD = 2.7 V, 3.0 V, 5.5 V 2.0 SRr = 1.10 V/µs 1.0 0.0 –50 –25 0 25 50 75 100 Ambient Temperature, Ta (°C) Figure 21 HA1630S07 Slew Rate (falling) vs. Capacitive Load 3.0 VDD = 3.0 V 2.0 1.0 0.0 0 50 100 150 200 250 300 350 400 Capacitive Load, CL (pF) Slew Rate (falling), SRf (V/µs) Slew Rate (falling), SRf (V/µs) Slew Rate (rising), SRr (V/µs) Figure 19 HA1630S07 Slew Rate (rising) vs. Ambient Temperature Figure 22 HA1630S07 Slew Rate (falling) vs. Ambient Temperature 3.0 VDD = 2.7 V, 3.0 V, 5.5 V 2.0 1.0 0.0 –50 Figure 23 HA1630S07 Slew Rate (falling) REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 11 of 14 Figure 24 HA1630S07 Open Loop Gain vs. Resistor Load Open Loop Gain, AV (dB) SRf = 1.23 V/µs –25 0 25 50 75 100 Ambient Temperature, Ta (°C) 120 VDD = 3.0 V 100 80 60 40 20 0 100 1k 10 k Resistor Load, RL (Ω) 100 k HA1630D07 Characteristic Curves (cont.) Figure 26 HA1630S07 Open Loop Gain, Phase vs. Frequency 180 90 Phase –50 0 –100 10 100 1 k 10 k 100 k 1 M Frequency, f (Hz) –90 10 M Phase Margin, PM (deg.) Figure 27 HA1630S07 Phase Margin vs. Capacitive Load 80 VDD = 3.0 V 70 60 50 40 30 20 10 0 0 50 100 150 200 250 300 350 400 Capacitive Load, CL (pF) REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 12 of 14 100 VDD = 3.0 V CL = 400 pF Gain 50 0 180 90 Phase –50 –100 10 270 0 100 1 k 10 k 100 k 1 M Frequency, f (Hz) –90 10 M Figure 28 HA1630S07 Noise Input Voltage vs. Frequency 1.0 VDD = 3.0 V 0.8 0.6 0.4 0.2 0.0 10 100 1k Frequency, f (Hz) 10 k Phase (deg.) 0 270 Open Loop Gain, AV (dB) Gain 50 VDD = 3.0 V RL = 100 kΩ Noise Input Voltage, VNI (µV/√Hz) 100 Phase (deg.) Open Loop Gain, AV (dB) Figure 25 HA1630S07 Open Loop Gain, Phase vs. Frequency HA1630D07 Package Dimensions JEITA Package Code RENESAS Code SC-88A Previous Code PTSP0005ZC-A D MASS[Typ.] CMPAK-5 / CMPAK-5V 0.006g A e Q c E HE LP L A A x M L1 S Reference Symbol A3 b A A A1 A2 A3 b b1 c c1 D E e e A2 A A1 y S S e1 b b1 l1 c1 c b2 A-A Section Package Name MPAK-5 Pattern of terminal position areas JEITA Package Code SC-74A RENESAS Code PLSP0005ZB-A Previous Code MPAK-5 / MPAK-5V HE L L1 LP x y Dimension in Millimeters Min 0.8 0 0.8 0.15 0.1 1.8 1.15 1.8 0.3 0.1 0.2 Nom 0.9 0.25 0.22 0.2 0.13 0.11 2.0 1.25 0.65 2.1 b2 e1 1.5 l1 Q 0.25 Max 1.1 0.1 1.0 0.3 0.15 2.2 1.35 2.4 0.7 0.5 0.6 0.05 0.05 0.35 0.9 MASS[Typ.] 0.015g D A e Q E HE LP L A c L1 A3 A x M S A e A2 A e1 A1 y S Reference Dimension in Millimeters Symbol Min Nom Max b S b I1 c b2 A-A Section REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 13 of 14 Pattern of terminal position areas A A1 A2 A3 b c D E e HE L L1 LP x y b2 e1 I1 Q 1.0 0 1.0 0.35 0.11 2.8 1.5 2.5 0.3 0.1 0.2 1.1 0.25 0.4 0.16 2.95 1.6 0.95 2.8 1.4 0.1 1.3 0.5 0.26 3.1 1.8 3.0 0.7 0.5 0.6 0.05 0.05 0.55 2.15 0.85 0.3 HA1630D07 Taping & Reel Specification [Taping] Package Code MPAK-5 CMPAK-5 W 8 8 P 4 4 Ao 3.3 2.25 Bo 3.3 2.45 Ko 1.5 1.1 E 1.75 1.75 D1 1.05 1.05 F 3.5 3.5 Maximum Storage No. 3,000 pcs/reel 3,000 pcs/reel 4.0 φ 1.5 Unit: mm E 2.0 Cover tape B0 W F A0 D1 P Tape withdraw direction [Ordering Information] φ178 ± 2 2.0 ± 0.5 W2 9 9 4 ± 0.5 W1 11.4 11.4 0° Tape width 8 8 12 [Reel] Package MPAK-5 CMPAK-5 11.4 φ13 ± 0.5 K0 Ordering Unit 3,000 pcs 9.0 Mark Indication • MPAK-5 1 G • CMPAK-5 Trace Code REJ03D0907-0100 Rev.1.00 Feb 22, 2008 Page 14 of 14 1G Trace Code Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes: 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications. 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 © 2008. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .7.2