Ordering number : EN7738 LA6569 Monolithic Linear IC 5-channel Driver for Compact Disk Applications Overview The LA6569 is a 5-channel driver for optical disc drives that includes a regulator on/off circuit. Features • Power amplifier 5-channel built-in. (Bridge-connection (BTL) : 4-channel, H bridge : 1-channel) • IO max 1A. • Level shift circuit built-in (except H bridge). • Mute circuit (output ON/OFF) built-in. (Operable with BTL AMP with MUTE1 : CH1 and MUTE2 : CH2 to 4 and not operable for the H bridge of 3.3VREG.) • 3.3V regulator built-in (external PNP transistor). • With a function to set the loading output voltage. • Overheat protection circuit (thermal shutdown) built-in. • Regulator ON/OFF circuit built-in. Specifications Absolute Maximum Ratings at Ta = 25°C Parameter Symbol Maximum supply voltage VCC max Maximum output current IO max Maximum input voltage VINB max Mute pin voltage VMUTE Allowable operation Pd max Conditions Ratings Unit 14 Each output for H bridge, channel 1 to 4 V 1 A 13 V 13 V Independent IC 0.8 W *Mounted on a standard board 2.0 W Operating temperature Topr -30 to +85 °C Storage temperature Tstg -55 to +150 °C *1 A circuit board for mounting (76.1mm×114.3mm×1.6mm, glass epoxy resin) Recommended Operating Conditions at Ta = 25°C Parameter supply voltage Symbol VCC Conditions Same for VCC-VREG Ratings Unit 4.5 to 13 V Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications. SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein. 92706 / D2605 MS IM B8-5469 No.7738-1/7 LA6569 Electrical Characteristics at Ta = 25°C, VCC1 = VCC2 = 8V, VREF = 1.65V, unless especially specified. Parameter Symbol Conditions Ratings min typ Unit max All blocks No-load current drain ON ICC-ON FWD = REV = 0, All outputs ON *1 No-load current drain OFF ICC-OFF FWD = REV = 0, All outputs OFF *1 VREF input voltage range VREF-IN Thermal shutdown temperature TSD 30 10 1 *2 150 50 mA 20 mA VCC-1.5 V 200 °C 60 mV 175 BTL AMP block (CH1 to CH4) Output offset voltage VOFF Voltage difference between outputs for BTL AMP, each channel. *3 -60 Input voltage range VIN Input voltage range for input for OP-AMP. Output voltage VO Each voltage between VO+ and VO- when RL = 8Ω. *4 5.7 0 Closed-circuit voltage gain VG Input and output gain. *3 5.4 Slew rate SR AMP Independent. Multiply 2 between outputs. *2 MUTE ON voltage VMUTE-ON Each MUTE *5 MUTE OFF voltage VMUTE-OFF Each MUTE *5 VCC-1.5 6.5 V V 6 6.6 0.5 deg V/µs 2 V 0.5 V Input AMP block (CH1 to CH4) Input voltage range VIN-OP 0 Output current (SINK) SINK-OP 2 Output current (SOURCE) SOURCE-OP Output offset voltage VOFF-OP *6 300 VCC-1.5 V mA µA 500 -10 10 mV Loading block (CH5, H bridge) Output voltage VO-LOAD Forward, reverse, RL = 8Ω *4 Break output saturation voltage VCE-BREAK Output voltage at braking *7 Input low level VIN-L Input high level VIN-H Output set voltage VCONT 5.7 6.5 V 0.3 V 1 V 2 IO = 200mA (Between outputs), VCONT = 3V V 2.9 3.15 3.4 V 3.15 3.3 3.45 V Power supply block (PNP transistor : 2SB632K-use) 3.3V supply output VOUT IO = 200mA REG-IN SINK current REG-IN-SINK Base current to external PNP *8 10 Line regulation ∆VOLN 6V≤VCC≤12V 20 150 mV Load regulation ∆VOLD 5mA≤IO≤200mA 50 200 mV Regulator ON REG-EN-ON Regulator ON *9 Regulator OFF REG-EN-OFF Regulator OFF *9 mA 2 V 0.5 V *1. Current dissipation that is a sum of VCC1 and VCC2 at no load. *2. Design guarantee value. *3. Input AMP is a BUFFER AMP. *4. Voltage difference between both ends of load (8Ω). Output saturated. *5. Output ON with MUTE : [H] and OFF with MUTE : [L] (HI impedance). *6. The source of input OP-AMP is a constant current. As the 11kΩ resistance to the next stage is a load, pay due attention when setting the input OP-AMP gain. *7. Short (GND) brake used. SINK side output ON. *8. 3.3VREG incorporates a drooping protection circuit and operated when the base current is 10mA (TYP). *9. The output is 3.3V when the REG-EN pin is HIGH. No.7738-2/7 LA6569 Package Dimensions unit : mm 3251 17.8 (6.2) 19 0.65 (4.9) 7.9 10.5 36 1 0.8 2.0 18 0.3 0.25 0.1 2.45max (2.25) (0.5) 2.7 SANYO : HSOP36R(375mil) Pd max - Ta Allowable Power Dissipation, Pd max - W 3.0 Designated board : 76.1mm×114.3mm×1.6mm Material : glass epoxy 2.5 Mounted on a board 2.0 1.5 1.0 0.8 1.04 Independent IC 0.5 0 --40 --30 --20 0.42 0 20 40 60 Ambient Temperature, Ta- °C 80 85 100 ILA00922 No.7738-3/7 LA6569 Block Diagram Thermal shutdown 2 VCC2 3 VLO- 4 VLO+ 5 VO4+ 6 VO4- 7 VO3+ 8 VO3- 9 Power supply (LOADING) (Signal system) FR VO2+ 10 VO2- 11 VO1+ 12 36 S-GND CH2 to CH4 Output ON/OFF MUTE2 35 MUTE2 CH1 Output ON/OFF MUTE1 34 MUTE1 33 VIN4 32 VIN4- 31 VIN4+ 30 VREF-IN 29 VCONT (LOADING) 28 REG-EN FR FR 27 REG-OUT 26 REG-IN 25 VIN3+ 24 VIN3- 23 VIN3 22 GND-VREG 21 VCC-VREG 20 VIN2+ 19 VIN2- 22kΩ 11kΩ + + Power system GND FR Input (Forward/Reversed/ Break/OFF) Output control REV Signal system GND Level shift 1 + Level shift FWD Power system GND + 13 VCC1 14 VIN1 15 VIN1- 16 22kΩ + VIN2 (External PNP) PNP Tr Base 11kΩ + + - Power supply (CH1 to CH4) VIN1+ 3.3VREG 22kΩ Level shift VO1- Level shift PNP Tr Colector 17 18 3.3VREG GND 3.3VREG Power supply 11kΩ + 22kΩ 11kΩ + + - No.7738-4/7 LA6569 Pin Description Pin name Pin name Pin no. Input VIN1+ VIN1- 17 VIN1 VIN2+ VIN2- 15 VIN2 VIN3+ 18 VIN3VIN3 24 VIN4+ VIN4- 31 VIN4 33 Input FWD 1 Logic input pin. (LOADING) REV 2 By combining H and L of this pin, any (CH1 to 4) Pin explanation Equivalent circuit VIN*- 16 VIN* Input pin (CH1 to 4). VCC 20 19 25 VIN*+ 23 32 S-GND one of four modes (forward/reversed/brake/idling) can be selected. FWD Output (CH1 to 4) MUTE VO1+ VO1- 12 VO2+ VO2- 10 VO3+ VO3- 8 VO4+ VO4- 6 MUTE1 34 MUTE2 35 VCC* 13 Output for channel 1 to 4. 11 VO* 9 RF 7 VCC1 BTL AMP output. Output ON/OFF for CH1 to CH4. MUTE: H output ON MUTE: L output OFF Output (LOADING) VLO+ VLO- 100kΩ S-GND 100kΩ MUTE 5 Output voltage set pin for loading block. 4 VO5+ VO5- VCONT No.7738-5/7 LA6569 Sample Application Circuit MUTE1 MUTE2 1 FWD S-GND 36 2 REV MUTE2 35 3 VCC2 MUTE1 34 4 VLO- VIN4 33 5 VLO+ VIN4- 32 6 VO4+ VIN4+ 31 7 VO4- VREF-IN 30 8 VO3+ VCONT 29 9 VO3- REG-EN 28 FR FR LOADING SLED LOADING MOTOR M TRACKING COIL FOCUS COIL SPINDLE MOTOR FR FR 10 VO2+ REG-OUT 27 11 VO2- REG-IN 26 3.3VREG M SLED MOTOR VCC 12 VO1+ VIN3+ 25 13 VO1- VIN3- 24 14 VCC1 VIN3 23 15 VIN1 GND-VREG 22 16 VIN1- VCC-VREG 21 17 VIN1+ VIN2+ 20 18 VIN2 VIN2- 19 M VCC TRACKING FOCUS VCONT SPINDLE VREF Note : Add CR between outputs or to a circuit to GND when oscillation occurs in the output. Apply 4.5V or more to the external PNPTr emitter pin. No.7738-6/7 LA6569 Truth Table (loading (H bridge) section) FWD L H REV Loading output L OFF *1 H Forward L Reversed H (Short) brake *2 *1 The output has a high impedance. *2 At brake, the SINK side transistor is ON (short brake). VLO+ and VLO- are approximately on the GND level. Relation of MUTE and Power (VCC*) MUTE1 CH1 (BTL) CH2 (BTL) MUTE2 CH3 (BTL) VCC1 CH4 (BTL) CH5 (H bridge) VCC2 Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment. SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor products (including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of December, 2005. Specifications and information herein are subject to change without notice. PS No.7738-7/7