March 1997 Micro Linear ML6622* High-Speed Data Quantizer GENERAL DESCRIPTION FEATURES The ML6622 high-speed data quantizer (post-amplifier) is a low noise, wide-band, BiCMOS monolithic IC designed for high-speed signal recovery applications, such as FDDI, Fast Ethernet, and ATM. An internal DC restoration feedback loop nulls any offset voltage produced in the input stage. The limiting amplifier contributes to a high level of sensitivity and a minimum of duty cycle distortion. ■ ■ ■ ■ ■ 200 MHz bandwidth Low noise design Adjustable Link Detect function Low power design: 35mA typical Used with the ML6633 LED driver APPLICATIONS The output of the data path is a high-speed comparator with ECL outputs. An enable pin gates the comparator on or off in response to the input signal level or a system control signal. ■ ■ ■ The Link Detect circuit provides an Assert-Deassert function with a user-selectable threshold voltage. This circuit monitors the input signal and provides an ECL High output within 100ms of signal acquisition and an ECL Low output within 350ms of signal loss. The ECL discriminator output can be used to disable the comparator when the signal is below the user-selected threshold. LINKLED drives an LED for a visible indication of the link status. ■ ■ FDDI Fast Ethernet, 100BASE-FX ATM (SONET), 155Mbps Fibre Channel, 133 or 266Mbps Proprietary high-speed fiber optic data links *Some Packages Are Obsolete BLOCK DIAGRAM VCCA GNDA VCC GND 14 11 3 6 VIN+ 13 4 ECL OUT+ ECL CMP AMP VIN– 12 5 ECL OUT– FILTER 1 ENABLE LINK DETECT 7 LINK+ REF VREF 9 THRESH 15 10 CAP THIN Micro Linear LINK OUT TIMER 16 8 LINK– 2 CTIME LINKLED 1 ML6622 PIN DESCRIPTION PIN# NAME 1 ENABLE FUNCTION NAME PIN # 10 THIN Threshold Input. A voltage applied to this input pin sets the minimum amplitude of the input signal required to cause the link detect to activate. In most cases this can be tied to VREF. 11 GNDA Ground connection for noise sensitive circuits in the chip; the input amplifier, DC restoration loop, part of the Comparator and part of the link detect circuit. In some system designs, it may be advantageous to separate GND and GNDA. 12 VIN– This input pin should be capacitively coupled to the input source or to VCCA. Positive Power Supply. +5 volts 13 VIN+ 4 ECL OUT+ 5 ECL OUT– Positive and Negative ECL Comparator outputs. 1mA internal pull downs are incorporated. This input pin should be capacitively coupled to the input source or to VCCA. 14 VCC A Positive power supply VCC for noise sensitive circuits as mentioned in GNDA. +5 volts. 6 GND Ground connection. Used for less noise sensitive nodes. 15 CAP 7 LINK+ Positive ECL Link Detect output. Active high when the input signal exceeds the programmed Link Detect threshold. 1mA internal pull down current sources. A capacitor is tied from this pin to VREF. This capacitor sets the lower frequency rejection and helps remove internal DC offset. This capacitor should be 10 times larger than the input capacitors. 16 8 LINK – Negative ECL Link Detect output. Active low when the input signal exceeds the programmed Link Detect threshold. 1mA internal pull down current sources. CTIMER A capacitor from this pin to ground determines the Link Detect response time. To Meet FDDI specifications this capacitor should be 2,000pF. This capacitor can be removed for faster response time. 9 V REF 2 3 LINKLED VCC ECL input active low. When this input is tied to LINKLED the ECL comparator output is automatically enabled and disabled by the Link Detect circuit. This input can be tied to GND for continuous enable. When the ECL Comparator is disabled, ECL OUT– goes low and ECL OUT+ goes high. Link Detect Status output. LINKLED is an open collector active low signal. It will be active low when the input signal applied to VIN+,VIN– exceeds the programmed threshold level at the THIN pin. Capable of driving a 20mA LED indicator. A 2.5V reference with respect to GND. PIN CONNECTION ML6622 16-Pin Narrow SOIC (S16N) ENABLE 1 16 CTIMER LINKLED 2 15 CAP VCC 3 14 VCCA ECL OUT+ 4 13 VIN+ ECL OUT– 5 12 VIN– GND 6 11 GNDA LINK+ 7 10 THIN LINK– 8 9 VREF TOP VIEW 2 FUNCTION Micro Linear ML6622 ABSOLUTE MAXIMUM RATINGS Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. VCC ....................................................... GND –0.3V to 6V VCCA ..................................................... GND –0.3V to 6V Inputs/Outputs .......................... GND – 0.3V to VCC + 0.3 Junction Temperature ............................................. 150°C Storage Temperature Range ...................... –65°C to 150°C Lead Temperature (Soldering 10 sec.) ...................... 260°C Thermal Resistance ........................................... 100°C/W ELECTRICAL CHARACTERISTICS Unless otherwise specified, VCC = V CC = 5V ± 10%, TA = Operating Temperature Range. (Note 1) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS 35 50 mA 2.30 2.47 2.57 V 3 +5 mA ICC VCC Supply Current No load on ECL outputs VREF Reference Voltage IVREF VREF Output Current –1 VIN Input Signal Range 3.5 1600 mVP-P VTH ADJ Range External Voltage at THIN to set VTH 0.5 VREF V EN Input-referred Voltage Noise 100 MHz BW RIN Input Resistance VIN+, VIN– ITHIN Input Bias Current of THIN VOL-VCC ECL Output Voltage-Low Through 50Ω to VCC –2V VOH-VCC ECL Output Voltage-High Through 50Ω to VCC –2V µVRMS 25 500 770 –100 –1.810 –1.730 1500 Ω +100 µA –1.620 V ␣ C Suffix –1.025 –0.963 –0.800 V ␣ I Suffix –1.025 –0.963 –0.780 V tr Data Output Rise Time 0.5 1.3 ns tf Data Output Fall Time 0.5 1.3 ns Link Detect AS_Max Assert Time (off to on) CTIME = 2000pF 0 100 µs ANS_Max Deassert Time (on to off) CTIME = 2000pF 0 350 µs VTH Input threshold Hysteresis THIN = VREF Assert 12 2 mV dB BW Bandwidth 1-3dB VIPW Minimum Input Pulse Width DCD Duty Cycle Distortion Peak-to-peak Data Dependent Jitter Peak-to-peak DDJ Note 1: 8 1.5 10 1.7 200 MHz 5 ns Data rate = 155Mb/s 50% duty cycle input 0.5 ns FDDI – 56 Data Pattern VIN = 60mV, Data rate = 125Mb/s 1.2 ns Limits are guaranteed by 100% testing, sampling, or correlation with worst-case conditions. Micro Linear 3 ML6622 FUNCTIONAL DESCRIPTION COMPARATOR The ML6622 high speed data quantizer accepts a low level analog signal from a pin diode and transimpedance amp front end and converts it into digital ECL levels for subsequent digital processing. The input signal, from a transimpedance amplifier, is immediately amplified by a two-stage video amplifier. The output of this amplifier feeds two parallel paths. The data path is comprised of a high speed comparator that outputs PECL differential data on the ECL␣ OUT± pins. The Link Detection path monitors the magnitude of the amplified input signal, compares it to a user-settable threshold, and provides the result of the comparison as a PECL differential output on the Link± pins. The timer following the threshold block is used to set the Link Detect output acquire and deacquire time using a capacitor. AMPLIFIER The amplifier is a two stage video amplifier with a gain of approximately 55V/V. Maximum sensitivity is achieved through the use of the DC restoration feedback loop and AC coupling the input. The AC coupling input capacitors, in conjunction with the input impedance of the amplifier, establish a high pass filter with the lower 3dB point determined by the input resistance and the input coupling capacitors. This cap also adds a secondary pole to the offset loop. Since the amplifier has a differential input, two AC capacitors of equal value are required. If the signal driving the input is single ended, the other coupling capacitor should be tied to VCC . A low-pass filter in the offset loop is created with the capacitor on pin 15 (CAP). The lower 3dB point controlled by a capacitor tied from the CAP pin to VREF as shown in the application circuit. For stability reasons the value of the capacitor on the CAP pin should be 10 times larger than the input coupling capacitors. The 3dB point is given by the following equation: F3dB A high speed ECL comparator with PECL outputs is used for the quantization function. The comparator has an Enable input pin which takes an ECL level. This Enable pin is normally driven by LINKLED, which causes the output to be enabled when the link is up and disabled when the link is down. When ENABLE is low the comparator is operational. When ENABLE is high the comparator is disabled causing ECL OUT– to go low and ECL OUT+ to go high. The ENABLE pin can be tied to ground to keep the comparator permanently enabled. LINK DETECT CIRCUIT The Link Detection Circuit is used to accurately measure the input amplitude to determine whether it is large enough to reliably recover the input signal. Once the Bit Error Rate (BER) for the ML6622 receive circuit is determined, the link detect threshold can be set so that the Link Detect Circuit will shut off before the error rate exceeds the link requirement. The Link Detection Circuit consists of three functional blocks; Thresh, Timer, and Link Out. Thresh detects the output of Amp and compares it to a programmable threshold input THIN. As long as the input amptitude is greater than the programmable threshold input, the Link Detect output remains active. When the peak input drops below THIN, Thresh’s output changes state and Timer delays the Link Out state change for a programmable amount of time. When using the default CTIME capacitance of 2000pF, the deassert time and the assert time values conform to the ANSI X3.1661990 PMD standard for FDDI. To improve stability, the Link Detect circuit includes 1.7dB of hysteresis. The VREF output can be tied directly to THIN to set the Link Detect threshold. For greater sensitivities, VREF can be divided down before applied to THIN. The formula for the threshold on the thin pin is as follows: Threshold(Assert) = 1 = 2π × 100k × C Although the input is AC coupled, the offset voltage within the amplifier will be present at the amplifier’s output. The removal of the dc offset in the amplifier helps the circuit respond to small input voltages, and reduces duty-cycle distortion. In order to reduce this error, a negative feedback loop nulls the offset voltage. An external capacitor connected to the CAP pin is used to store the offset voltage. This voltage is compared to VREF and a difference current proportional to the result is applied to the negative side of the input stage of the AMP circuit block thereby nulling the DC offset. 4 Micro Linear VTHIN 500 Threshold(Deassert) = VTHIN 750 ML6622 APPLICATION CIRCUIT +5V CTIMER 16 1 ENABLE 2 LINKLED 3 VCC 4 ECL OUT+ VIN+ 13 5 ECL OUT– VIN– 12 6 GND GNDA 11 7 LINK+ THIN 10 8 LINK– 470Ω OPTIONAL +5V CAP 15 VCCA 14 1KΩ VRF– 0.1µF VRF+ 0.01µF 0.01µF VRF+ 1KΩ VRF– 1KΩ VREF 9 1KΩ 4.7µH +5V VRF+ .1 +4.7 +4.7 .1 VRF– 4.7µH OPTIONAL Micro Linear 5 ML6622 PHYSICAL DIMENSIONS inches (millimeters) Package: S16N 16-Pin Narrow SOIC 0.386 - 0.396 (9.80 - 10.06) 16 0.148 - 0.158 0.228 - 0.244 (3.76 - 4.01) (5.79 - 6.20) PIN 1 ID 1 0.017 - 0.027 (0.43 - 0.69) (4 PLACES) 0.050 BSC (1.27 BSC) 0.059 - 0.069 (1.49 - 1.75) 0º - 8º 0.055 - 0.061 (1.40 - 1.55) 0.012 - 0.020 (0.30 - 0.51) SEATING PLANE 0.004 - 0.010 (0.10 - 0.26) 0.015 - 0.035 (0.38 - 0.89) 0.006 - 0.010 (0.15 - 0.26) ORDERING INFORMATION PART NUMBER TEMPERATURE RANGE ML6622CS 0° to 70°C ML6622IS –40° to 85°C PACKAGE 16-Pin Narrow SOIC (S16N) 16-Pin Narrow SOIC (S16N) (Obsolete) © Micro Linear 1997 is a registered trademark of Micro Linear Corporation Products described in this document may be covered by one or more of the following patents, U.S.: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; Japan: 2598946. Other patents are pending. Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application. 6 Micro Linear 2092 Concourse Drive San Jose, CA 95131 Tel: 408/433-5200 Fax: 408/432-0295 DS6622-01