Features • • • • • • • • • Supply Voltage: 5 V Low Power Consumption: 15 mA/5 V Output Level and Spurious Products Adjustable (Optional) Excellent Sideband Suppression by Means of Duty Cycle Regeneration of the LO Input Signal Phase-control Loop for Precise 90° Phase Shifting Power-down Mode Low LO Input Level: -15 dBm 50-Ω Single-ended LO and RF Port LO Frequency Range of 30 MHz to 300 MHz 300-MHz Quadrature Modulator Benefits • Low Current Consumption • Few External Components Result in Cost and Board Space Saving • Adjustment Free Hence Saves Time U2793B Electrostatic sensitive device. Observe precautions for handling. Description The IC U2793B is a 300-MHz quadrature modulator that uses Atmel‘s advanced UHF process. It features low current consumption, single-ended RF ports and adjustmentfree application, which makes the device suitable for all digital radio systems, e.g., GSM, PCN, JDC and WLAN. As an option, output level and spurious products are adjustable at pins 19 and 20. In conjunction with Atmel’s U2795B mixer, an up-converter up to 2 GHz can be realized. Figure 1. Block Diagram SPD BBAi BBAi LOi LOi BBBi BBBi 8 10 9 14 Duty cycle 15 regenerator Frequency doubler 0° 90° 90° control loop Σ PU 1 Power 6,7 VS up VRef 13 19 LP2 LP1 20 RFo 4 11 12 3,16,17,18 2 ACGND 5 ACGND GND Rev. 4651C–CELL–07/04 Pin Configuration Figure 2. Pinning SSO20 PU 1 20 LP1 ACGND 2 19 LP2 GND 3 18 GND RFO 4 17 GND ACGND 5 16 GND VS 6 15 LOI VS 7 14 LOI SPU 8 13 VREF BBAI 9 12 BBBI BBAI 10 11 BBBI U2793B 2 U2793B 4651C–CELL–07/04 U2793B Pin Description Pin Symbol Function 1 PU 2 ACGND 3 GND Ground 4 RFO RF output 5 ACGND AC ground 6 VS Supply voltage 7 VS Supply voltage 8 SPU Settling time power-up 9 BBAI Baseband input A 10 BBAI Baseband input A inverse 11 BBBI Baseband input B 12 BBBI Baseband input B inverse 13 VREF Reference voltage (2.5 V) 14 LOI Input LO 15 LOI Input LO inverse, typically grounded 16 GND Ground 17 GND Ground 18 GND Ground 19 LP2 Output low pass and power control 20 LP1 Output low pass and power control Power-up input AC ground 3 4651C–CELL–07/04 Absolute Maximum Ratings Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Parameters Symbol Value Unit Supply voltage VS 6 V Input voltage Vi 0 to VS V Junction temperature Tj 125 °C TStg -40 to +125 °C Symbol Value Unit RthJA 140 K/W Symbol Value Unit Storage temperature range Thermal Resistance Parameters Junction ambient SSO20 Operating Range Parameters Supply voltage Ambient temperature range VS 4.5 to 5.5 V Tamb -40 to +85 °C Electrical Characteristics Test conditions (unless otherwise specified); VS = 5 V, Tamb = 25°C, referred to test circuit. System impedance Zo = 50 Ω, fLO =150 MHz, PLO = -15 dBm, VBBi = 1.0 Vpp, differential No. 1.1 Test Conditions Supply voltage range Pin Symbol Min. 6, 7 VS 4.5 Typ. Max. 5 5.5 Unit Type* V A mA A 1500 mVpp D IS 15 Input-voltage range (differential) VBBi 1000 2.2 Input impedance ZBBi kΩ D 2.3 Input-frequency range fBBi 0 50 MHz D fLOi 30 300 MHz D -5 dBm D Ω D 1.2 2 2.1 3 3.1 Supply current 6, 7 Baseband Inputs, Pin 9-10, 11-12 30 LO Input, Pins 14 and 15 Frequency range (1) 3.2 Input level PLOi -15 3.3 Input impedance ZiLO (2) 3.4 Voltage standing wave ratio VSWRLO 3.5 3.5 Duty-cycle range Notes: 4 Parameters DCRLO 0.4 D 0.6 D 1. Required LO level is a function of the LO frequency. 2. The LO input impedance is consisting of a 50 Ω resistor in series with a 15 pF capacitor. 3. With the pins 19 and 20 spurious performance especially for low frequency application can be improved by adding a chip capacitor between LP1 and LP2. In conjunction with a parallel resistor the output level can be adjusted to the following mixer stage without degration of LO suppression and noise performance which would decrease if the I/Q input level is reduced 4. For Tamb = -40°C to +85°C and VS = 4.5 V to 5.5 V U2793B 4651C–CELL–07/04 U2793B Electrical Characteristics (Continued) Test conditions (unless otherwise specified); VS = 5 V, Tamb = 25°C, referred to test circuit. System impedance Zo = 50 Ω, fLO =150 MHz, PLO = -15 dBm, VBBi = 1.0 Vpp, differential (Continued) No. 4 4.1 Parameters Output level fLO = 150 MHz, VBBi = 1 Vpp, differential fLO = 50 MHz, VBBi = 0.3 Vpp, differential PLO = -20 dBM 4.2 LO suppression Voltage standing wave ratio 4.4 Sideband suppression(3) Symbol Min. Typ. Max. -3 -1 +2 Phase error 4.6 Amplitude error Noise floor PRFo LORFO 0 32 SBSRFo 45 1.4 VSWRRF (4) 4.5 5 Pin 35 dB 2 A D Pe <1 deg D Ae < ±0.25 dB D VBBi = 2 V, VBBi = 3 V VBBi = VBBi = 2.5 V NFL -137 -143 dBm/Hz D µA D µs D V D V A Ω D Power-up Mode IPU 10 5.2 Settling time Pins 1 to 4, CSPU = 100 pF CLO = 100 pF, CRFo = 1 nF tSPU 10 1 Switching Voltage, Pin 1 Power on VPUON 4 2.375 Reference Voltage, Pin 13 7.1 Voltage range VRef 7.2 Output impedance ZoRef Notes: A/B A VPU ≤0.5 V, pins 6, 7 VPU = 1 V 7 dBm dB Supply current 6 Type* 45 5.1 6.1 Unit RF Output, Pin 4 4.3 4.7 Test Conditions 2.5 30 2.625 1. Required LO level is a function of the LO frequency. 2. The LO input impedance is consisting of a 50 Ω resistor in series with a 15 pF capacitor. 3. With the pins 19 and 20 spurious performance especially for low frequency application can be improved by adding a chip capacitor between LP1 and LP2. In conjunction with a parallel resistor the output level can be adjusted to the following mixer stage without degration of LO suppression and noise performance which would decrease if the I/Q input level is reduced 4. For Tamb = -40°C to +85°C and VS = 4.5 V to 5.5 V 5 4651C–CELL–07/04 Figure 3. Reference Voltage versus Tamb 2.57 2.56 VRef (V) 2.55 2.54 2.53 2.52 2.51 2.5 -40 0 40 80 120 Temperature (°C) Figure 4. OIP3 versus Tamb, LO = 150 MHz, Level -10 dBm 8 IP3 (dBm) 6 4 2 0 -40 0 40 80 120 80 120 Temperature (°C) Figure 5. Supply Current versus Tamb 20 Supply Current (mA) 16 12 8 4 0 -40 0 40 Temperature (°C) 6 U2793B 4651C–CELL–07/04 U2793B Figure 6. Recommended LO Power Range versus LO Frequency at Tamb = 25° C 0 PLO (dBm) -10 -20 -30 -40 0 50 100 150 200 250 300 fLO (MHz) Figure 7. Output Power versus Tamb 0 Output Power (dBm) -0.4 -0.8 -1.2 -1.6 -2 -40 0 40 120 80 Temperature (°C) Figure 8. Typical Output Power versus LO Frequency at Tamb = 25° C, VBBi = 250 mV (Differential) Output Power (dBm) 0 -4 -8 -12 -16 0 50 100 150 200 250 300 fLO (MHz) 7 4651C–CELL–07/04 Figure 9. Typical Required VBBi Input Signal (Differential) versus LO Frequency for PO = 1 dBm and PO = -3 dBm 1200 PO = 1 dBm 1000 VBBI (mVpp) PO = 0 dBm 800 600 PO = 3 dBm 400 200 0 0 50 100 150 200 300 250 fLO (MHz) Figure 10. Evaluation Board Circuitry C1 L1 PU 20 1 C2 C9 R1 2 19 3 18 4 17 C3 OUT C4 16 5 U2793B VS L2 C5 C7 6 15 7 14 LO C8 8 13 9 12 10 11 C6 A 8 Ainv GND B VRef Binv U2793B 4651C–CELL–07/04 U2793B Part List C1, C2, C3, C4, C6 1 nF C7, C8 100 pF C5 100 nF C9, R1 1 pF to 10 pF 50-Ω Microstrip optional The above listed components result in a PD settling time of < 20 µs. The use of other component values will require consideration for time requirements in burst-mode applications. Figure 11. PCB Layout Evaluation Board 9 4651C–CELL–07/04 Application Circuits Bias network for AC-coupled baseband inputs (VBA, VBB). R1 = 2.5 kΩ, R2 ≤10 kΩ for ≥ 35 dB LO suppression which is in reference to < 2 mV input offset. Figure 12. Application Circuit with AC-coupled Baseband Inputs R1 1n VRef R2 13 10 BBAi PU 1 Power up 9 BBAi 6,7 VS 15 Duty cycle regenerator Frequency doubler 0° 90° 90° control loop 20 Σ 100n 8 SPU 19 LOi 14 LOi Power down 4 LP2 LP1 RFo ACGND BBBi 11 BBBi 12 2 5 ACGND 3,16,17,18 GND Figure 13. Application Circuit with DC-coupled Baseband Inputs VRef 100n 13 10 10k Baseband processing BBAi 1n PU 1 Power up 9 10k BBAi 100p LOi 14 LO LOi 15 Power down 6,7 VS 8 SPU 19 Duty cycle regenerator Frequency doubler 0° 90° 90° control loop 20 Σ 100n LP2 LP1 1n OUT 4 RFo 1n ACGND 1n 10k 10k 100n 2 BBBI 11 BBBI 12 1n 5 3,16,17,18 ACGND GND 10 U2793B 4651C–CELL–07/04 U2793B Ordering Information Extended Type Number Package Remarks U2793B-MFS SSO20 Tube U2793B-MFSG3 SSO20 Taped and reeled U2793B-NFSH SSO20 Tube, lead free U2793B-NFSG3H SSO20 Taped and reeled, lead free Package Information 11 4651C–CELL–07/04 Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Regional Headquarters Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500 Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Atmel Operations Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 RF/Automotive Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60 ASIC/ASSP/Smart Cards 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80 Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 Literature Requests www.atmel.com/literature Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life support devices or systems. © Atmel Corporation 2004. All rights reserved. Atmel ® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others. Printed on recycled paper. 4651C–CELL–07/04