DATA SHEET MOS INTEGRATED CIRCUIT µPD4382162, 4382182, 4382322, 4382362 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION SINGLE CYCLE DESELECT Description The µPD4382162 is a 524,288-word by 16-bit, the µPD4382182 is a 524,288-word by 18-bit, µPD4382322 is a 262,144word by 32-bit and the µPD4382362 is a 262,144-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using N-channel four-transistor memory cell. The µPD4382162, µPD4382182, µPD4382322 and µPD4382362 integrates unique synchronous peripheral circuitry, 2bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK). The µPD4382162, µPD4382182, µPD4382322 and µPD4382362 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory. ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation. The µPD4382162, µPD4382182, µPD4382322 and µPD4382362 are packaged in 100-pin plastic LQFP with a 1.4 mm package thickness for high density and low capacitive loading. Features • 3.3 V (Chip) / 3.3 V or 2.5 V (I/O) Supply • Synchronous operation • Internally self-timed write control • Burst read / write : Interleaved burst and linear burst sequence • Fully registered inputs and outputs for pipelined operation • Single-Cycle deselect timing • All registers triggered off positive clock edge • 3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs ★ • Fast clock access time : 3.8 ns (150 MHz), 4.0 ns (133 MHz) (µPD4382322, µPD4382362), 4.0 ns (133 MHz) (µPD4382162, µPD4382182) • Asynchronous output enable : /G • Burst sequence selectable : MODE • Sleep mode : ZZ (ZZ = Open or Low : Normal operation) • Separate byte write enable : /BW1 - /BW4 (µPD4382322, µPD4382362), /BW1 - /BW2 (µPD4382162, µPD4382182), /BWE Global write enable : /GW • Three chip enables for easy depth expansion • Common I/O using three state outputs The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information. Document No. M14020EJ5V0DS00 (5th edition) Date Published January 2000 NS CP(K) Printed in Japan The mark ★ shows major revised points. © 1999 µPD4382162, 4382182, 4382322, 4382362 ★ Ordering Information Part number Access Clock Core Supply I/O Time Frequency Voltage Interface ns MHz V V µPD4382162GF-A75 4.0 133 3.3 ± 0.165 3.3 or 2.5 µPD4382182GF-A75 4.0 133 µPD4382322GF-A67 3.8 150 µPD4382322GF-A75 4.0 133 µPD4382362GF-A67 3.8 150 µPD4382362GF-A75 4.0 133 Package Notes 100-PIN PLASTIC LQFP (14 x 20) 1 LVTTL 2 Notes 1. Grade A75 is available in the µPD4382162GF and µPD4382182GF. 2. Grade A67 and A75 are available in the µPD4382322GF and µPD4382362GF. 2 Data Sheet M14020EJ5V0DS00 µPD4382162, 4382182, 4382322, 4382362 Pin Configurations (Marking Side) /××× indicates active low signal. 100-PIN PLASTIC LQFP (14 x 20) A9 A8 /ADV /AP /AC /G /BWE /GW CLK VSS VDD /CE2 /BW1 /BW2 NC NC CE2 /CE A7 A6 [µPD4382162GF, µPD4382182GF] 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 NC 1 80 A18 NC 2 79 NC NC 3 78 NC VDDQ 4 77 VDDQ VSSQ 5 76 VSSQ NC 6 75 NC NC 7 74 I/OP1, NC I/O9 8 73 I/O8 I/O10 9 72 I/O7 VSSQ 10 71 VSSQ VDDQ 11 70 VDDQ I/O11 12 69 I/O6 I/O12 13 68 I/O5 NC 14 67 VSS VDD 15 66 NC NC 16 65 VDD VSS 17 64 ZZ I/O13 18 63 I/O4 I/O14 19 62 I/O3 VDDQ 20 61 VDDQ VSSQ 21 60 VSSQ I/O15 22 59 I/O2 I/O16 23 58 I/O1 I/OP2, NC 24 57 NC NC 25 56 NC VSSQ 26 55 VSSQ VDDQ 27 54 VDDQ NC 28 53 NC NC 29 52 NC NC 30 51 NC A16 A15 A14 A13 A12 A11 A10 NC A17 VSS VDD NC A0 NC A1 A2 A3 A4 A5 MODE 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 Remark Refer to Package Drawing for 1-pin index mark. Data Sheet M14020EJ5V0DS00 3 µPD4382162, 4382182, 4382322, 4382362 Pin Identification (µPD4382162GF, µPD4382182GF) Symbol Pin No. Description A0 - A18 37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50, 43, 80 Synchronous Address Input I/O1 - I/O16 58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13, 18, 19, 22, 23 Synchronous Data In, I/OP1, NC Note 74 Synchronous Data In (Parity), I/OP2, NC Note 24 Synchronous / Asynchronous Data Out (Parity) /ADV 83 Synchronous Burst Address Advance Input /AP 84 Synchronous Address Status Processor Input /AC 85 Synchronous Address Status Controller Input /CE,CE2, /CE2 98, 97, 92 Synchronous Chip Enable Input /BW1, /BW2, /BWE 93, 94, 87 Synchronous Byte Write Enable Input /GW 88 Synchronous Global Write Input /G 86 Asynchronous Output Enable Input CLK 89 Clock Input MODE 31 Asynchronous Burst Sequence Select Input Synchronous / Asynchronous Data Out Do not change state during normal operation ZZ 64 Asynchronous Power Down State Input VDD 15, 41, 65, 91 Power Supply VSS 17, 40, 67, 90 Ground VDDQ 4, 11, 20, 27, 54, 61, 70, 77 Output Buffer Power Supply VSSQ 5, 10, 21, 26, 55, 60, 71, 76 Output Buffer Ground NC 1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 39, 42, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96 No Connection Note NC (No Connection) is used in the µPD4382162GF. I/OP1 - I/OP2 is used in the µPD4382182GF. 4 Data Sheet M14020EJ5V0DS00 µPD4382162, 4382182, 4382322, 4382362 100-PIN PLASTIC LQFP (14 x 20) A9 A8 /ADV /AP /AC /G /BWE /GW CLK VSS VDD /CE2 /BW1 /BW2 /BW3 /BW4 CE2 /CE A7 A6 [µPD4382322GF, µPD4382362GF] 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 I/OP3, NC 1 80 I/OP2, NC I/O17 2 79 I/O16 I/O18 3 78 I/O15 VDDQ 4 77 VDDQ VSSQ 5 76 VSSQ I/O19 6 75 I/O14 I/O20 7 74 I/O13 I/O21 8 73 I/O12 I/O22 9 72 I/O11 VSSQ 10 71 VSSQ VDDQ 11 70 VDDQ I/O23 12 69 I/O10 I/O24 13 68 I/O9 NC 14 67 VSS VDD 15 66 NC NC 16 65 VDD VSS 17 64 ZZ I/O25 18 63 I/O8 I/O26 19 62 I/O7 VDDQ 20 61 VDDQ VSSQ 21 60 VSSQ I/O27 22 59 I/O6 I/O28 23 58 I/O5 I/O29 24 57 I/O4 I/O30 25 56 I/O3 VSSQ 26 55 VSSQ VDDQ 27 54 VDDQ I/O31 28 53 I/O2 I/O32 29 52 I/O1 I/OP4, NC 30 51 I/OP1, NC A16 A15 A14 A13 A12 A11 A10 A17 NC VDD VSS NC NC A0 A1 A2 A3 A4 A5 MODE 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 Remark Refer to Package Drawing for 1-pin index mark. Data Sheet M14020EJ5V0DS00 5 µPD4382162, 4382182, 4382322, 4382362 Pin Identification (µPD4382322GF, µPD4382362GF) Symbol Pin No. Description A0 - A17 37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50, 43 Synchronous Address Input I/O1 - I/O32 52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, Synchronous Data In, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, Synchronous / Asynchronous Data Out 24, 25, 28, 29 I/OP1, NC Note 51 Synchronous Data In (Parity), I/OP2, NC Note 80 Synchronous / Asynchronous Data Out (Parity) I/OP3, NC Note 1 I/OP4, NC Note 30 /ADV 83 Synchronous Burst Address Advance Input /AP 84 Synchronous Address Status Processor Input /AC 85 Synchronous Address Status Controller Input /CE, CE2, /CE2 98, 97, 92 Synchronous Chip Enable Input /BWE1 - /BWE4, /BWE 93, 94, 95, 96, 87 Synchronous Byte Write Enable Input /GW 88 Synchronous Global Write Input /G 86 Asynchronous Output Enable Input CLK 89 Clock Input MODE 31 Asynchronous Burst Sequence Select Input Do not change state during normal operation ZZ 64 Asynchronous Power Down State Input VDD 15, 41, 65, 91 Power Supply VSS 17, 40, 67, 90 Ground VDDQ 4, 11, 20, 27, 54, 61, 70, 77 Output Buffer Power Supply VSSQ 5, 10, 21, 26, 55, 60, 71, 76 Output Buffer Ground NC 14, 16, 38, 39, 42, 66 No Connection Note NC (No Connection) is used in the µPD4382322GF. I/OP1 - I/OP4 is used in the µPD4382362GF. 6 Data Sheet M14020EJ5V0DS00 µPD4382162, 4382182, 4382322, 4382362 Block Diagrams [µPD4382162, µPD4382182] 19 Address Registers A0 - A18 MODE /ADV CLK 17 19 A0, A1 A1’ Binary Q1 Counter and Logic A0’ CLR Q0 /AC /AP /BW1 Byte 1 Write Register /BW2 Byte 2 Write Register Row and Column Decoders 8/9 8/9 Byte 1 Write Driver Byte 2 Write Driver Memory Matrix 1,024 rows 512 × 16 columns (8,388,608 bits) 512 × 18 columns (9,437,184 bits) /BWE /GW 16/18 Enable Register /CE CE2 /CE2 16/18 Output Registers Output Buffers Enable Delay Register /G 2 Input Registers 16/18 I/O1 - I/O16 I/OP1 - I/OP2 Power Down Control ZZ Burst Sequence [µPD4382162, µPD4382182] Interleaved Burst Sequence Table (MODE = Open or VDD) External Address A18 - A2, A1, A0 1st Burst Address A18 - A2, A1, /A0 2nd Burst Address A18 - A2, /A1, A0 3rd Burst Address A18 - A2, /A1, /A0 Linear Burst Sequence Table (MODE = VSS) External Address A18 - A2, 0, 0 A18 - A2, 0, 1 A18 - A2, 1, 0 A18 - A2, 1, 1 1st Burst Address A18 - A2, 0, 1 A18 - A2, 1, 0 A18 - A2, 1, 1 A18 - A2, 0, 0 2nd Burst Address A18 - A2, 1, 0 A18 - A2, 1, 1 A18 - A2, 0, 0 A18 - A2, 0, 1 3rd Burst Address A18 - A2, 1, 1 A18 - A2, 0, 0 A18 - A2, 0, 1 A18 - A2, 1, 0 Data Sheet M14020EJ5V0DS00 7 µPD4382162, 4382182, 4382322, 4382362 [µPD4382322, µPD4382362] 18 Address Registers A0 - A17 MODE /ADV CLK 16 18 A0, A1 A1’ Binary Q1 Counter and Logic A0’ CLR Q0 /AC /AP /BW1 Byte 1 Write Register /BW2 Byte 2 Write Register /BW3 Byte 3 Write Register /BW4 /BWE Byte 4 Write Register Row and Column Decoders 8/9 8/9 8/9 8/9 Byte 1 Write Driver Byte 2 Write Driver Byte 3 Write Driver Byte 4 Write Driver 32/36 /GW Memory Matrix 1,024 rows 256 × 32 columns (8,388,608 bits) 256 × 36 columns (9,437,184 bits) 32/36 Output Registers Enable Register /CE CE2 /CE2 Enable delay Register /G 4 Input Registers 32/36 I/O1 - I/O32 I/OP1 - I/OP4 Power Down Control ZZ [µPD4382322, µPD4382362] Interleaved Burst Sequence Table (MODE = Open or VDD) External Address A17 - A2, A1, A0 1st Burst Address A17 - A2, A1, /A0 2nd Burst Address A17 - A2, /A1, A0 3rd Burst Address A17 - A2, /A1, /A0 Linear Burst Sequence Table (MODE = VSS) External Address A17 - A2, 0, 0 A17 - A2, 0, 1 A17 - A2, 1, 0 A17 - A2, 1, 1 1st Burst Address A17 - A2, 0, 1 A17 - A2, 1, 0 A17 - A2, 1, 1 A17 - A2, 0, 0 2nd Burst Address A17 - A2, 1, 0 A17 - A2, 1, 1 A17 - A2, 0, 0 A17 - A2, 0, 1 3rd Burst Address A17 - A2, 1, 1 A17 - A2, 0, 0 A17 - A2, 0, 1 A17 - A2, 1, 0 8 Data Sheet M14020EJ5V0DS00 Output Buffers µPD4382162, 4382182, 4382322, 4382362 Asynchronous Truth Table Operation /G I/O Read Cycle L Dout Read Cycle H Hi-Z Write Cycle × Hi-Z, Din Deselected × Hi-Z Remark × : don’t care ★ Synchronous Truth Table Operation /CE CE2 /CE2 /AP /AC /ADV /WRITE CLK Address H × × × L × × L→H None L L × L × × × L→H None L × H L × × × L→H None L L × H L × × L→H None L × H H L × × L→H None Read Cycle / Begin Burst L H L L × × × L→H External Read Cycle / Begin Burst L H L H L × H L→H External Read Cycle / Continue Burst × × × H H L × L→H Next Read Cycle / Continue Burst H × × × H L × L→H Next Read Cycle / Suspend Burst × × × H H H × L→H Current Read Cycle / Suspend Burst H × × × H H × L→H Current Write Cycle / Begin Burst L H L H L × L L→H External Write Cycle / Continue Burst × × × H H L × L→H Next Write Cycle / Continue Burst H × × × H L × L→H Next Write Cycle / Suspend Burst × × × H H H × L→H Current Write Cycle / Suspend Burst H × × × H H × L→H Current Deselected Deselected Deselected Deselected Deselected Note Note Note Note Note Note Deselect status is held until new “Begin Burst” entry. Remarks 1. × : don’t care 2. /WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW. /WRITE = H means the following two cases. (1) /BWE and /GW are HIGH. (2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [µPD4382162, µPD4382182] /BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW. [µPD4382322, µPD4382362] Data Sheet M14020EJ5V0DS00 9 µPD4382162, 4382182, 4382322, 4382362 Partial Truth Table for Write Enables [µPD4382162, µPD4382182] Operation /GW /BWE /BW1 /BW2 Read Cycle H H × × Read Cycle H L H H Write Cycle / Byte 1 Only H L L H Write Cycle / All Bytes H L L L Write Cycle / All Bytes L × × × /GW /BWE /BW1 /BW2 /BW3 /BW4 Read Cycle H H × × × × Read Cycle H L H H H H Write Cycle / Byte 1 Only H L L H H H Write Cycle / All Bytes H L L L L L Write Cycle / All Bytes L × × × × × Remark × : don’t care [µPD4382322, µPD4382362] Operation Remark × : don’t care Pass-Through Truth Table Previous Cycle Present Cycle Next Cycle Operation Add /WRITE I/O Operation Add /CEs /WRITE /G I/O Operation Write Cycle Ak L Dn(Ak) Read Cycle Am L H L Q1(Ak) Read Q1(Am) - H × × Hi-Z No Carry Over from (Begin Burst) Deselected Previous Cycle Remarks 1. × : don’t care 2. /WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW. /WRITE = H means the following two cases. (1) /BWE and /GW are HIGH. (2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [µPD4382162, µPD4382182] /BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW. [µPD4382322, µPD4382362] /CEs = L means /CE is LOW, /CE2 is LOW and CE2 is HIGH. /CEs = H means /CE is HIGH or /CE2 is HIGH or CE2 is LOW. ZZ (Sleep) Truth Table 10 ZZ Chip Status ≤ 0.2 V Active Open Active ≥ VDD − 0.2 V Sleep Data Sheet M14020EJ5V0DS00 µPD4382162, 4382182, 4382322, 4382362 Electrical Specifications Absolute Maximum Ratings Parameter Supply voltage Symbol Conditions MIN. TYP. MAX. Unit Note VDD –0.5 +4.0 V VDDQ –0.5 VDD V Input voltage VIN –0.5 VDD + 0.5 V 1, 2 Input / Output voltage VI/O –0.5 VDDQ + 0.5 V 1, 2 Operating ambient temperature TA 0 70 °C Storage temperature Tstg –55 +125 °C Output supply voltage Notes 1. –2.0 V (MIN.) (Pulse width : 2 ns) 2. VDDQ + 2.3 V (MAX.) (Pulse width : 2 ns) Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Recommended DC Operating Conditions (TA = 0 to 70 °C) Parameter Supply voltage Symbol Conditions MIN. TYP. MAX. Unit VDD 3.135 3.3 3.465 V VDDQ 2.375 2.5 2.9 V VIH 1.7 VDDQ + 0.3 V +0.7 V 3.465 V VDDQ + 0.3 V +0.8 V 2.5 V LVTTL Interface Output supply voltage High level input voltage Low level input voltage VIL –0.3 Note 3.3 V LVTTL Interface Output supply voltage High level input voltage Low level input voltage VDDQ 3.135 VIH 2.0 VIL –0.3 3.3 Note Note –0.8 V (MIN.) (Pulse Width : 2 ns) Capacitance (TA = 25 °C, f = 1MHz) Parameter Symbol Test conditions MIN. TYP. MAX. Unit Input capacitance CIN VIN = 0 V 4 pF Input / Output capacitance CI/O VI/O = 0 V 7 pF Clock Input capacitance Cclk Vclk = 0 V 4 pF Remark These parameters are periodically sampled and not 100% tested. Data Sheet M14020EJ5V0DS00 11 µPD4382162, 4382182, 4382322, 4382362 DC Characteristics (TA = 0 to 70°C, VDD = 3.3 ± 0.165 V) Parameter ★ Symbol Test condition MIN. TYP. MAX. Unit Input leakage current ILI VIN(except ZZ, MODE) = 0 V to VDD –2 +2 µA I/O leakage current ILO VI/O = 0 V to VDDQ, Outputs are disabled –2 +2 µA Operating supply current IDD Device selected, µPD4382162-A75 300 mA Cycle = MAX. µPD4382182-A75 VIN ≤ VIL or VIN ≥ VIH, µPD4382322-A67 II/O = 0 mA 440 µPD4382362-A67 µPD4382322-A75 400 µPD4382362-A75 IDD1 Suspend cycle, Cycle = MAX. 170 /AC, /AP, /ADV, /GW, /BWEs ≥ VIH, VIN ≤ VIL or VIN ≥ VIH, II/O = 0 mA Standby supply current ISB Device deselected, Cycle = 0 MHz 30 mA VIN ≤ VIL or VIN ≥ VIH, All inputs are static ISB1 Device deselected, Cycle = 0 MHz 10 VIN ≤ 0.2 V or VIN ≥ VDD – 0.2 V, VI/O ≤ 0.2 V, All inputs are static ISB2 Device deselected, Cycle = MAX. 180 VIN ≤ VIL or VIN ≥ VIH Power down supply current ISBZZ ZZ ≥ VDD – 0.2 V, VI/O ≤ VDDQ + 0.2 V VOH IOH = –2.0 mA 1.7 IOH = –1.0 mA 2.1 10 mA 2.5 V LVTTL Interface High level output voltage Low level output voltage VOL V IOL = +2.0 mA 0.7 IOL = +1.0 mA 0.4 V 3.3 V LVTTL Interface High level output voltage VOH IOH = –4.0 mA Low level output voltage VOL IOL = +8.0 mA 12 Data Sheet M14020EJ5V0DS00 2.4 V 0.4 V Note µPD4382162, 4382182, 4382322, 4382362 AC Characteristics (TA = 0 to 70 °C, VDD = 3.3 ± 0.165 V) AC Test Conditions 2.5 V LVTTL Interface Input waveform (Rise / Fall time ≤ 2.4 ns) 2.4 V 1.2 V Test points 1.2 V 1.2 V Test points 1.2 V 1.5 V Test ponts 1.5 V 1.5 V Test points 1.5 V VSS Output waveform 3.3 V LVTTL Interface Input waveform (Rise / Fall time ≤ 3.0 ns) 3.0 V VSS Output waveform Output load condition CL : 30 pF 5 pF (TKHQX1, TKHQX2, TGLQX, TGHQZ, TKHQZ) External load at test VT = +1.2 V / +1.5 V 50 Ω ZO = 50 Ω I/O (Output) CL Remark CL includes capacitances of the probe and jig, and stray capacitances. Data Sheet M14020EJ5V0DS00 13 µPD4382162, 4382182, 4382322, 4382362 Read and Write Cycle Parameter Symbol -A67 -A75 Unit (150 MHz) (133 MHz) Note Standard Alias MIN. MAX. MIN. MAX. Cycle time TKHKH TCYC 6.66 – 7.5 – ns Clock access time TKHQV TCD – 3.8 – 4.0 ns Output enable access time TGLQV TOE – 3.8 – 4.0 ns Clock high to output active TKHQX1 TDC1 0 – 0 – ns Clock high to output change TKHQX2 TDC2 1.5 – 1.5 – ns Output enable to output active TGLQX TOLZ 0 – 0 – ns Output disable to output high-Z TGHQZ TOHZ 0 3.5 0 3.5 ns Clock high to output high-Z TKHQZ TCZ 1.5 3.8 1.5 4.0 ns Clock high pulse width TKHKL TCH 2.0 – 2.0 – ns Clock low pulse width TKLKH TCL 2.0 – 2.0 – ns Setup times TAVKH TAS 2.0 – 2.0 – ns TADSVKH TSS Data in TDVKH TDS Write enable TWVKH TWS TADVVKH – Chip enable TEVKH – Address TKHAX TAH 0.5 – 0.5 – ns TKHADSX TSH Data in TKHDX TDH Write enable TKHWX TWH TKHADVX – TKHEX – Power down entry setup TZZES TZZES 5.0 – 5.0 – ns 1 Power down entry hold TZZEH TZZEH 1.0 – 1.0 – ns 1 Power down recovery setup TZZRS TZZRS 6.0 – 6.0 – ns 1 Power down recovery hold TZZRH TZZRH 0 – 0 – ns 1 Address Address status Address advance Hold times Address status Address advance Chip enable Note 1. Although ZZ signal input is asynchronous, the signal must meet specified setup and hold times in order to be recognized. 14 Data Sheet M14020EJ5V0DS00 ★ READ CYCLE TKHKH CLK TADSVKH TKHKL TKHADSX TKLKH /AP TADSVKH TKHADSX /AC TAVKH TKHAX A1 Address A2 A3 TADVVKH TKHADVX TWVKH TKHWX TWVKH TKHWX /BWE /BWs /GW TEVKH TKHEX /CEs Note1 /G TGLQV Data In TGLQX Data Out Hi-Z TGHQZ TKHQX2 Q1(A1) Q1(A2) TKHQV Q2(A2) TKHQZ Q3(A2) Q4(A2) Q1(A2) Notes 1. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW. 2. Outputs are disabled within one clock cycle after deselect. Remark Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence. Note2 15 µPD4382162, 4382182, 4382322, 4382362 Data Sheet M14020EJ5V0DS00 /ADV 16 ★ WRITE CYCLE TKHKH CLK TADSVKH TKHADSX TKHKL TKLKH /AP TADSVKH TKHADSX /AC TAVKH Address TKHAX A1 A2 A3 TKHADVX /ADV TWVKH TKHWX /BWENote1 /BWs TWVKH TKHWX TEVKH TKHEX /GWNote1 /CEsNote2 /G TDVKH Data In D1(A1) TGHQZ Data Out D2(A1) D1(A2) TKHDX D2(A2) D2(A2) D3(A2) D4(A2) D1(A3) D2(A3) D3(A3) Hi-Z Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW. 2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW. µPD4382162, 4382182, 4382322, 4382362 Data Sheet M14020EJ5V0DS00 TADVVKH ★ READ / WRITE CYCLE TKHKH CLK TKLKH TKHKL TADSVKH TKHADSX /AP TADSVKH TKHADSX /AC TKHAX TAVKH A1 Address A2 A3 TKHADVX /ADV TWVKH TKHWX TWVKH TKHWX /BWENote1 /BWs /GWNote1 TEVKH TKHEX /CEsNote2 /G TDVKH Data In Data Out TGHQZ Hi-Z TKHQV TKHQX1 TKHDX D1(A2) TGLQX Q1(A1) Q1(A2) Q1(A3) Q2(A3) Q3(A3) Q4(A3) 17 Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW. 2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW. µPD4382162, 4382182, 4382322, 4382362 Data Sheet M14020EJ5V0DS00 TADVVKH 18 ★ SINGLE READ / WRITE CYCLE TKHKH CLK TKLKH TKHKL TADSVKH TKHADSX /AC TAVKH TKHAX Address A2 A1 A4 A3 A5 TKHWX TWVKH TKHWX A7 A9 A8 A10 /BWE Note1 /BWs /GW Note1 TEVKH TKHEX /CEs Note2 /G TDVKH TKHDX Data In D1(A5) Hi-Z Data Out TGLQV TGLQX Q1(A1) TGHQZ Q1(A2) Q1(A3) D1(A6) D1(A7) D1(A10) TKHQV TKHQZ Note3 Q1(A7) Q1(A8) Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW. 2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW. Outputs are disabled within one clock cycle after deselect. 3. Remark /AP is HIGH and /ADV is don't care. µPD4382162, 4382182, 4382322, 4382362 Data Sheet M14020EJ5V0DS00 TWVKH A6 ★ POWER DOWN (ZZ) CYCLE TKHKH CLK TKHKL TKLKH /AP /AC A1 A2 /ADV /BWE /BWs /GW /CEs /G Hi-Z Data Out Q1(A1) TZZEH Q1(A2) TZZES TZZRH ZZ Power Down (ISBZZ) State TZZRS 19 µPD4382162, 4382182, 4382322, 4382362 Data Sheet M14020EJ5V0DS00 Address 20 ★ STOP CLOCK CYCLE TKHKH CLK TKHKL TKLKH /AP /AC Address A1 A2 /BWE /BWs /GW /CEs /G Data In Data Out Hi-Z Q1(A1) Q1(A2) Power Down State (ISB1) Note Note VIN ≤ 0.2 V or VIN ≥ VDD − 0.2 V, VI/O ≤ 0.2 V µPD4382162, 4382182, 4382322, 4382362 Data Sheet M14020EJ5V0DS00 /ADV µPD4382162, 4382182, 4382322, 4382362 Package Drawing 100-PIN PLASTIC LQFP (14x20) A B 80 81 51 50 detail of lead end S C D R Q 31 30 100 1 F G H I J M K P S N S L M NOTE ITEM Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition. MILLIMETERS A 22.0±0.2 B 20.0±0.2 C 14.0±0.2 D 16.0±0.2 F 0.825 G 0.575 H 0.32 +0.08 −0.07 I J 0.13 0.65 (T.P.) K 1.0±0.2 L 0.5±0.2 M 0.17 +0.06 −0.05 N 0.10 P 1.4 Q 0.125±0.075 R +7° 3° −3° S 1.7 MAX. S100GF-65-8ET-1 Data Sheet M14020EJ5V0DS00 21 µPD4382162, 4382182, 4382322, 4382362 Recommended Soldering Condition Please consult with our sales offices for soldering conditions of the µPD4382162, 4382182, 4382322 and 4382362. Types of Surface Mount Devices µPD4382162GF : 100-PIN PLASTIC LQFP (14 x 20) µPD4382182GF : 100-PIN PLASTIC LQFP (14 x 20) µPD4382322GF : 100-PIN PLASTIC LQFP (14 x 20) µPD4382362GF : 100-PIN PLASTIC LQFP (14 x 20) 22 Data Sheet M14020EJ5V0DS00 µPD4382162, 4382182, 4382322, 4382362 NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it. 2 HANDLING OF UNUSED INPUT PINS FOR CMOS Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V DD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices. 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. Data Sheet M14020EJ5V0DS00 23 µPD4382162, 4382182, 4382322, 4382362 [MEMO] • The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. • No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. • NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others. • Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information. • While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. • NEC devices are classified into the following three quality grades: "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application. Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support) Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc. The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance. M7 98. 8