1. SCOPE 1.1 Scope. This drawing describes a commercially available microcircuit with radiation tolerance. 1.1.1 **RTA** this drawing contains a radiation tolerance assured item and/or processes. All changes to items or processes and all proposed substitutions of items identified as RTA on the drawing, must be evaluated and approved by the Radiation Tolerance Assured Supply And Support Center (RTASSC), Directorate For Applied Technology, Test And Simulation (DATTS), White Sands Missile Range, (WSMR). 1.1.2 Only the item described on this drawing when procured from the vendor(s) listed hereon is approved for use in the application(s) specified hereon. A substitute item shall not be used without prior approval by the RTASSC. 1.2 Part or Identification Number (PIN). The complete part number shall be as shown in the following example. W98 M9640 | | | Drawing number 01 | | | Device Type E | | | Device Class U | | | Case Outline X | | | Lead Finish 1.3 Drawing Number. The drawing number consists of three pieces of information as follows: W98 M 9640 = Indicates White Sands drawing, year 1998. = Radiation Tolerance Designator (3000 rads(Si)). = Semiconductor discrete device, P-channel power MOS field effect transistor 1.4 Device Type. The device type shall identify the circuit function as follows: Device Type 01 Generic # 9640 Circuit Function Switchin on/off time(typ.); Frequency(Test Condition) P-channel power MOSFET 57 ns / 77 ns; 1.0 MHz 1.5 Device class designator. The device class designator is a single letter identifying the product assurance level as follows: Device class E Device requirements documentation Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A 1.6 Case Outline. The case outline is as designated in MIL-STD-1835 as follows: Outline letter U Terminals 4 Package Style TO-263AB, see Figure 1, Surface Mount 1.7 Lead Finish. The lead finish is as specified in the purchase order (X indicates acceptable lead finishes per manufacturers specification). 1.8 Operating Temperature. The operating temperature range of this device is -55°C to +150°C. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 2 2.0 Salient characteristics. 2.1 Maximum operating conditions. The maximum operating conditions shall be as specified in Table I. 2..2 Electrical performance characteristics: 2.2.1 The electrical performance characteristics shall be as specified in Table II. 2.2.2 The Typical characteristics diagrams shall be as specified in diagrams in Figure 2. 2.2.3 Radiation Tolerance Assurance(RTA) data for electrical performance characteristics shall be as specified in Table III. 2.3 Design and construction. Microcircuits supplied to this WSD shall be as specified herein and on Figure 1. 2.4 Marking. Microcircuits supplied to this WSD shall be marked with the manufacturer's standard commercial PIN. 3.0 Regulatory requirements. This section is not utilized in this WSD. TABLE I. Maximum operating conditions. Continuous drain current ID, VGS @ 10 V, TC = 25°C TC = 100°C Pulse drain current IDM 1/ -11 A -6.8 A -44 A Power dissipation PD @ TC = 25°C (PCB Mount) 125 W 3.0 W Linear derating factor 1.0 W/°C (PCB Mount) 0.025 W/°C Gate-to-Source voltage VGS ±20 V Single pulse avalanche energy EAS 2/ 700 mJ Avalanche current IAR 1/ -11 A Repetitive avalanche energy EAS 1/ 13 mJ Peak diode recovery dv/dt 3/ 5.0 V/ns Operating junction temperature TJ -55°C to +150°C Storage temperature TSTG -55°C to +150°C Soldering temperature for 10 seconds 300°C (1.6mm from case) For notes 1/, 3/ and 2/, see footnotes of TABLE II. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 3 TABLE II. Electrical Performance Characteristics. Test Conditions TJ = +25°C Group A unless otherwise specified subgroups Min Room -200 Symbol Drain-to-source breakdown voltage V(BR)DSS VGS = 0 V, ID = 250 µA Breakdown voltage temperature coefficient ∆V(BR)DS S/∆TJ ID = -1 mA Limits R(DS)ON VGS = -10 V, ID = 6.6 A 4/ Gate threshold voltage VGS(th) VDS = VGS, ID = 250 µA -2.0 Forward transconductance gfs VDS = -50 V, ID = 6.6 A 4/ 4.1 Drain-to-source leakage IDSS VDS = -200 V, VGS = 0 V Gate-to-source forward leakage current Gate-to-source reverse leakage current IGSS Total gate charge Max V -0.20 Static drain-to-source on resistance current Typ Units V/°C 0.50 Ω -4.0 V S VDS = -160 V, VGS = 0 V Max. -500 VGS = -20 V Room -100 VGS = 20 V 100 Qg ID = -11 A 44 Gate-to-source charge Qgs VDS = -160 V 7.1 Gate-to-drain (Miller) charge Qgd VGS = -10 V (see Figures 3.6 and 3.13) 4/ 27 Turn-on delay time td(ON) VDD = -100 V 14 tr ID = -11 A 43 td(off) RG = 9.1 Ω 39 Rise time Turn-off delay time Fall time tf RG = 8.6 Ω (see Figure 2.10) Internal drain inductance LD Between lead, 6 mm (0.25in) from 4.5 Internal source inductance LS package and center of die contact 5A/ 7.5 CISS VGS = 0 V 1200 Output capacitance COSS VDS = -25 V 370 CrSS f = 1.0 MHz (see Figure 2.5) 81 Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 nA nC ns 38 4/ Input capacitance Reverse transfer capacitance See footnotes at end of table. µA -100 REVISION LEVEL A nH pF W98M9640 SHEET 4 TABLE II. Electrical performance characteristics- Continued. Test Symbol Conditions TJ = +25°C Group A unless otherwise specified subgroups Limits Min Typ Units Max Source-Drain Ratings : 1/ 2/ 3/ 4/ Continuous source current (body diode) IS Pulsed source current (body diode) ISM Diode forward voltage VSD Reverse recovery time trr Reverse recovery charge Qrr Forward turn-on time ton MOSFET symbol showing the integral reverse p-n junction diode 5B/ Room -11 A -44 IS = -11 A, VGS = 0 V 4/ IF = -11 A, di/dt = 100 A/µs 4/ turn-on is dominated by LS + LD -5.0 V 250 300 ns 2.9 3.6 µC intrinsic turn-on is neglible Repetitive rating; pulse width limited by max. Junction temperature (see Figure 2.11) VDD = -50 V, starting TJ = +25°C, L = 8.7 mH, RG = 25 Ω, IAS = -11 A (see Figure 2.12). ISD ≤ -11 A, di/dt ≤ 150 A/µs, VDD ≤ V(BR)DSS, TJ ≤ +150°C. Pulse width ≤ 300 µs; duty cycle ≤ 2%. Insert A. Insert B. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 5 Terminal connections Package Outline Figure 1. Design and construction. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 6 Tape & Reel Information Figure 1. Design and construction- Continued. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 7 Figure 2. Typical characteristics diagrams. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 8 Figure 2. Typical characteristics diagrams - Continued. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 9 Figure 2. Typical characteristics diagrams - Continued. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 10 4.0 Quality assurance provisions. 4.1 Responsibility for inspection. Unless otherwise specified in the contract or purchase order, the contractor is responsible for the performance of all inspection, examination, and test requirements specified herein. Except as otherwise specified in the contract or purchase order, the contractor may use his own or any other facilities suitable for the inspection requirements specified herein, unless disapproved by the Government. The Government reserves the right to perform any of the inspections, examinations, or tests set forth in this description where such inspections, examinations, and tests are deemed necessary to assure supplies and services conform to prescribed requirements. 4.2 Contractor certification statement. The contractor shall certify and maintain objective quality evidence that the product offered meets the requirements of this WSD, and that the product conforms to the producer's own drawings, specifications, standards, quality assurances practices, and is the same as the product provided as a bid sample. The acquiring activity reserves the right to require proof of such conformance prior to the first delivery and thereafter as may be otherwise provided for under the provisions of the contract. 4.3 Certificate of conformance. A certificate of conformance shall accompany all microcircuits supplied to this WSD. 5.1 Preservation, packaging, packing, labeling, and marking. Preservation, packaging, labeling, and marking shall be as specified in the contract or purchase order. 6.0 Notes. This section contains relevant information which is useful to buyers, users, and suppliers in the process of acquiring the item, but is not mandatory. 6.1 Radiation Tolerance Assured (RTA) . RTA performance is not covered under the manufacturers warranty. RTA testing has been performed and is an integral part of this drawing. The RTA performance is certified by White Sands Missile Range, Directorate for Applied Technology, Test and Simulation (WSMR, DATTS) to the performance characteristics as specified in TABLE III herein. 6.2 Electrical Performance over Temperature . Electrical performance over temperature ( -55°C ≤TA≤ +150°C) is covered under the manufacturers warranty. No further temperature testing is required for determining temperature related effects. There is no certification or warrantees by WSMR,DATTS to the performance characteristics specified in TABLE II herein. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 11 TABLE III. RTA Electrical Performance Characteristics. 1/ Test Conditions TJ = +25°C Symbol 2/ Limits unless otherwise specified Min Units Max Drain-to-source breakdown voltage V(BR)DSS VGS = 0 V, ID = 250 µA Static drain-to-source on resistance R(DS)ON VGS = -10 V, ID = 6.6 A Gate threshold voltage VGS(th) VDS = VGS, ID = 250 µA -2.0 Forward transconductance gfs VDS = -9 V, ID = 6.6 A 3.9 Drain-to-source leakage current IDSS VDS = -200 V, VGS = 0 V -133 µA Gate-to-source forward leakage current IGSS VGS = -20 V -110 nA VGS = 20 V 110 IS = -11 A, VGS = 0 V -5.2 Gate-to-source reverse leakage current Diode forward voltage VSD -200 V 0.6 Ω -4.4 V S V 1/ Devices supplied to this drawing will meet and only be tested at the level M of irradiation. When performing post irradiation electrical measurements for any radiation level, TA = +25°C. Radiation measurements at the level M are performed for: Gamma total dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3000 Rads(Si) Neutron fluence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.5x1012 n/cm2/Mev 2/ All footnotes of Table II shall be applied here unless otherwise specified. Microcircuit, Linear, Dual MOSFET Drivers, Monolithic Silicon SIZE CAGE CODE A 09WF0 DATE: 98-09-23 REVISION LEVEL A W98M9640 SHEET 12 6.3 Ordering data. The contract or purchase order shall specify the following: a. WSD document number and revision and WSD PIN. b. Quality assurance provisions. c. Packaging requirements. 6.4 Identification of the approved source(s) of supply hereon is not to be construed as a guarantee of present or continued availability as a source of supply for the item described on the drawing. PART ID NUMBER W98M964001EUX CAGE CODE 09WF0 MANUFACTURER International Rectifier 09WF0 Semiconductor Discrete Device, PChannel Power MOS Field Effect Transistor ITEM IDENTIFICATION IRF9640S Commander, USAWSMR ATTN: STEWS-DT-A Building 90121 White Sands NM 88002-5158 SIZE CAGE CODE A 09WF0 DATE: 98-09-25 REVISION LEVEL A W98M9640 SHEET 13