CYPRESS CY26121

CY26121
PacketClock™ Spread Spectrum Clock
Generator
Features
Benefits
■
Integrated phase-locked loop (PLL)
■
■
Low jitter, high-accuracy outputs
High-performance PLL tailored for Spread Spectrum application
■
3.3V operation
■
Meets critical timing requirements in complex system designs
■
25-MHz input frequency
■
Enables application compatibility
■
66.66-MHz or 33.33-MHz selectable output frequency (orig,
-3,-11,-31)
■
Works with commonly available crystal or driven reference
■
Downspread Spread Spectrum with 30-kHz nominal
modulation frequency
■
33.33-MHz or 25-MHz selectable output frequency (-2,-21)
Table 1. Frequency Table for CLKA-D
Part Number
CLKSEL=0
CLKSEL=1
Spread%
Parallel Crystal Load
CY26121
66.66 MHz
33.33
–2.8%
6 pF
CY26121-2
33.33 MHz
25.00
–2.8%
6 pF
CY26121-3
66.66 MHz
33.33
–1.4%
6 pF
CY26121-11
66.66 MHz
33.33
–2.8%
15 pF
CY26121-21
33.33 MHz
25.00
–2.8%
15 pF
CY26121-31
66.66 MHz
33.33
–1.4%
15 pF
Logic Block Diagram
VDDL
25 MHz XIN
PLL
OSC.
CLKA
with
Modulation Control
XOUT
SSON
CLKB
CLKC
OUTPUT
MULTIPLEXER
AND
DIVIDERS
Flash Configuration
CLKD
VSSL
CLKSEL
REF
VDD
Cypress Semiconductor Corporation
Document #: 38-07350 Rev. *A
•
AVDD AVSS
VSS
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised May 22, 2008
[+] Feedback
CY26121
Pin Configuration
Figure 1. CY26121, 16-pin TSSOP
XOUT
XIN
1
16
VDD
2
15
NC
AVDD
CLKSEL
3
14
REF
4
13
VSS
AVSS
5
12
VSSL
6
11
CLKD
VDDL
CLKA
7
10
SSON
CLKB
8
9
CLKC
Table 2. Pin Definitions
Name
Pin Number
Description
XIN
1
Reference input Or Crystal Input
VDD
2
3.3V Voltage Supply
AVDD
3
3.3V Analog Voltage
CLKSEL
4 (orig., -11,-3,-31)
0 = 66.66MHz out, 1 = 33.33 MHz Out. Weak pull up.
CLKSEL
4 (-2, -21)
0 = 33.33MHz out, 1 = 25 MHz Out. Weak pull up.
AVSS
5
Analog Ground
VSSL
6
CLK Ground
CLK(A:D)
7,8,9,12
Clock Outputs at VDDL level
SSON
10
Spread Spectrum Enable pin 0 = SS off; 1 = SS on. Weak pull up.
VDDL
11
3.3V Clock Voltage Supply
VSS
13
Ground
REF
14
Reference Output at VDD Level
NC
15
No Connect
XOUT[1]
16
Crystal Output
Document #: 38-07350 Rev. *A
Page 2 of 7
[+] Feedback
CY26121
Maximum Ratings
Exceeding maximum ratings may impair the useful life of the
device. These user guidelines are not tested.
Data Retention at Tj = 125°C ................................> 10 years
Supply Voltage (VDD, AVDD, VDDL) ................... –0.5 to +7.0V
Package Power Dissipation...................................... 350 mW
DC Input Voltage ......................................–0.5V to VDD + 0.5
Static Discharge Voltage.......................................... > 2000V
(per MIL-STD-883, Method 3015)
Storage Temperature
(Non-condensing) ....................................... –55°C to +125°C
Junction Temperature ................................ –40°C to +125°C
Recommended Operating Conditions
Parameter
Description
Min
Typ.
Max
Unit
VDD, AVDD
Supply voltage
3.135
3.30
3.465
V
VDDL
Supply voltage for CLK (A-D)
3.135
3.30
3.465
V
TA
Ambient temperature (commercial temp. grade)
TA
Ambient Temperature (industrial temp grade)
CLOAD
Max. output load capacitance
Fref
Reference frequency
0
70
°C
-40
85
°C
15
pF
25
MHz
Crystal Specification[2]
Parameter
Name
Min
Typ
CRload
Crystal load capacitance (original, -2, -3)
6
CRload
Crystal load capacitance (-11,-21,-31)
15
ESR
Equivalent series resistance
Max
Unit
pF
pF
Ω
50
DC Electrical Specifications
Parameter
Description
Condition
Min
Typ.
Max
Unit
IOH
Output High Current
VOH = VDD – 0.5, VDD/VDDL=3.3V
12
24
mA
IOL
Output Low Current
VOL = 0.5, VDD/VDDL = 3.3V
12
24
mA
IIH
Input High Current
VIH = VDD
IIL
Input Low Current
VIL = 0V
VIH
Input High Voltage
CMOS levels
VIL
Input Low Voltage
CMOS levels
CIN[3]
Input Capacitance
Input pins excluding XIN
RUP[3]
Pull up resistor on input pins
VDD = 3.14 to 3.47V, measured at VIN =
0V
Supply Current
AVDD/VDD/VDDL Current.
IDD
5
10
μA
50
μA
0.3
VDD
0.7
80
VDD
7
pF
100
150
kΩ
42
60
mA
Notes
1. Float XOUT if XIN is externally driven.
2. A fundamental parallel resonant crystal must be used
Document #: 38-07350 Rev. *A
Page 3 of 7
[+] Feedback
CY26121
AC Electrical Specifications [3]
Parameter
Description
Condition
Min
Typ.
Max
55
Unit
DC
Output Duty Cycle
Duty Cycle is defined in Figure 2, 50% of VDD
45
50
ER
Rising Edge Rate
Output Clock Edge Rate, Measured from 20% to
80% of VDD, CLOAD = 15 pF See Figure 3.
0.8
1.4
V/ns
EF
Falling Edge Rate
Output Clock Edge Rate, Measured from 80% to
20% of VDD, CLOAD = 15 pF See Figure 3.
0.8
1.4
V/ns
RMS Clock Cycle-to-Cycle
Jitter
RMS cycle-to-cycle jitter with Spread on.
Measured at VDD/2.
tj
15
40
%
ps
Voltage and Timing Definitions
Figure 2. Duty Cycle Definition
t1
t2
VDD
50% of VDD
Clock
Output
0V
Figure 3. ER = (0.6 x VDD) /t3, EF = (0.6 x VDD) /t4
t3
t4
V
DD
80% of V DD
Clock
Output
20% of V DD
0V
Note
3. Guaranteed by Characterization, not 100% tested.
Document #: 38-07350 Rev. *A
Page 4 of 7
[+] Feedback
CY26121
Ordering Information
Ordering Code
Package Type
Operating Range
CY26121ZC[4]
16-pin TSSOP
Commercial, 0°C to 70°C
CY26121ZCT[4]
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
CY26121ZI[4]
16-pin TSSOP
Industrial, –40°C to 85°C
16-pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
16-pin TSSOP
Commercial, 0°C to 70°C
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
16-pin TSSOP
Industrial, –40°C to 85°C
CY26121ZIT
[4]
CY26121ZC-2[4]
CY26121ZC-2T
[4]
CY26121ZI-2[4]
CY26121ZI-2T
[4]
16-pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
CY26121ZC-3[4]
16-pin TSSOP
Commercial, 0°C to 70°C
CY26121ZC-3T[4]
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
CY26121ZI-3[4]
16-pin TSSOP
Industrial, –40°C to 85°C
CY26121ZI-3T[4]
16-pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
CY26121ZC-11[4]
16-pin TSSOP
Commercial, 0°C to 70°C
CY26121ZC-11T[4]
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
CY26121ZC-21[4]
16-pin TSSOP
Commercial, 0°C to 70°C
CY26121ZC-21T[4]
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
CY26121ZI-21[4]
16-pin TSSOP
Industrial, –40°C to 85°C
CY26121ZI-21T[4]
16-pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
CY26121ZC-31[4]
16-pin TSSOP
Commercial, 0°C to 70°C
CY26121ZC-31T[4]
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
CY26121KZC-21
16-pin TSSOP
Commercial, 0°C to 70°C
CY26121KZC-21T
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
CY26121KZI-21
16-pin TSSOP
Industrial, –40°C to 85°C
CY26121KZI-21T
16-pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
CY26121ZXC-21[4]
16-pin TSSOP
Commercial, 0°C to 70°C
CY26121ZXC-21T[4]
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
CY26121ZXI-21[4]
16-pin TSSOP
Industrial, –40°C to 85°C
CY26121ZXI-21T[4]
16-pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
CY26121KZXC-21
16-pin TSSOP
Commercial, 0°C to 70°C
CY26121KZXC-21T
16-pin TSSOP – Tape and Reel
Commercial, 0°C to 70°C
CY26121KZXI-21
16-pin TSSOP
Industrial, –40°C to 85°C
CY26121KZXI-21T
16-pin TSSOP – Tape and Reel
Industrial, –40°C to 85°C
Pb-Free
Note
4. Not recommended for new designs.
Document #: 38-07350 Rev. *A
Page 5 of 7
[+] Feedback
CY26121
Package Drawing and Dimensions
Figure 4. 16-lead Thin Shrunk Small Outline Package (4.40 MM Body) Z16
51-85091-**
Parameter
Inches
Millimeters
Min
Nom.
Max
Min
Nom.
A
–
–
0.047
–
–
Max.
1.20
A1
0.002
–
0.006
0.05
–
0.15
A2
0.031
0.039
0.041
0.80
1.00
1.05
B
0.007
–
0.012
0.19
–
0.30
C
0.004
–
0.008
0.09
–
0.20
D
0.193
0.197
0.201
4.90
5.00
5.10
E
0.169
0.173
0.177
4.30
4.40
4.50
H
0.244
0.252
0.260
6.20
6.40
6.60
L
0.018
0.024
0.030
0.45
0.60
0.75
a
0°
–
8°
0°
–
8°
e
0.026 BSC
Document #: 38-07350 Rev. *A
0.65 BSC
Page 6 of 7
[+] Feedback
CY26121
Document History Page
Document Title: CY26121 PacketClock™ Spread Spectrum Clock Generator
Document Number: 38-07350
REV.
ECN NO.
Issue Date
Orig. of
Change
**
121669
02/11/03
CKN
*A
2440886
See ECN KVM/AESA Updated template. Added Note “Not recommended for new designs.”
Added part numbers CY26121ZXC-21, CY26121ZXC-21T, CY26121ZXI-21,
and CY26121ZXI-21T in ordering information table.
Added part numbers CY26121KZC-21, CY26121KZC-21T, CY26121KZI-21,
and CY26121KZI-21T.
Added part numbers CY26121KZXC-21, CY26121KZXC-21T,
CY26121KZXI-21, and CY26121KZXI-21T.
Removed part numbers CY26121ZI-11, CY26121ZI-11T, CY26121ZI-31 and
CY26121ZI-31T
Description of Change
New Data Sheet
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at cypress.com/sales.
Products
PSoC
Clocks & Buffers
PSoC Solutions
psoc.cypress.com
clocks.cypress.com
General
Low Power/Low Voltage
psoc.cypress.com/solutions
psoc.cypress.com/low-power
Wireless
wireless.cypress.com
Precision Analog
Memories
memory.cypress.com
LCD Drive
psoc.cypress.com/lcd-drive
image.cypress.com
CAN 2.0b
psoc.cypress.com/can
USB
psoc.cypress.com/usb
Image Sensors
psoc.cypress.com/precision-analog
© Cypress Semiconductor Corporation, 2003-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of
any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for
medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document #: 38-07350 Rev. *A
Revised May 22, 2008
Page 7 of 7
All products and company names mentioned in this document may be the trademarks of their respective holders.
[+] Feedback