TI V62/07610-01XE

TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
FEATURES
•
•
•
•
•
•
•
•
•
•
•
(1)
Controlled Baseline
– One Assembly/Test Site, One Fabrication
Site
Enhanced Diminishing Manufacturing Sources
(DMS) Support
Enhanced Product-Change Notification
Qualification Pedigree (1)
Dual Output Voltages for Split-Supply
Applications
Selectable Power-Up Sequencing for DSP
Applications (See Part Number TPS708xx for
Independently Enabled Outputs)
Output Current Range of 250 mA on
Regulator 1 and 125 mA on Regulator 2
Fast Transient Response
3.3-V/1.8-V Fixed Voltage Outputs
Open-Drain Power-On Reset With 120-ms
Delay
Open-Drain Power Good for Regulator 1
Component qualification in accordance with JEDEC and
industry standards to ensure reliable operation over an
extended temperature range. This includes, but is not limited
to, Highly Accelerated Stress Test (HAST) or biased 85/85,
temperature cycle, autoclave or unbiased HAST,
electromigration, bond intermetallic life, and mold compound
life. Such qualification testing should not be viewed as
justifying use of this component beyond specified
performance and environmental limits.
•
•
•
•
•
•
•
•
•
Ultralow 190-µA (Typ) Quiescent Current
1-µA Input Current During Standby
Low Noise: 65 µVrms Without Bypass
Capacitor
Quick Output Capacitor Discharge Feature
Two Manual Reset Inputs
2% Accuracy Over Load and Temperature
Undervoltage Lockout (UVLO) Feature
20-Pin PowerPAD™ Thin Shrink Small-Outline
Package (TSSOP)
Thermal Shutdown Protection
PWP PACKAGE
(TOP VIEW)
NC
VIN1
VIN1
MR1
MR2
EN
SEQ
GND
VIN2
VIN2
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
NC
VOUT1
VOUT1
VSENSE1/FB1
PG1
RESET
VSENSE2/FB2
VOUT2
VOUT2
NC
xxxxx
DESCRIPTION
The TPS707xx family devices are designed to provide a complete power-management solution for TI DSP,
processor power, ASIC, FPGA, and digital applications where dual-output voltage regulators are required. Easy
programmability of the sequencing function makes this family ideal for any TI DSP applications with
power-sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS
supervisory circuit (power-on reset), manual reset inputs, and enable function, provide a complete system
solution.
The TPS707xx family of voltage regulators offer very low dropout (LDO) voltage and dual outputs with power-up
sequence control, which is designed primarily for DSP applications. These devices have extremely low noise
output performance without using any added filter bypass capacitors, and are designed to have a fast transient
response and be stable with 10-µF low ESR capacitors.
The TPS70751 has a fixed voltage of 3.3 V/1.8 V. Regulator 1 can support up to 250 mA and regulator 2 can
support up to 125 mA. Separate voltage inputs allow the designer to configure the source power.
Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 83 mV on
regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a
voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230 µA
over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN
(enable) shuts down both regulators, reducing the input current to 1 µA at TJ = 25°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006, Texas Instruments Incorporated
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
TPS70751 PWP
5V
VIN1
0.1 mF
3.3 V
VOUT1
250 kW
PG1
PG1
MR2
MR2
>2 V
250 kW
<0.7 V
0.1 mF
>2 V
EN
RESET
RESET
EN
I/O
10 mF
VSENSE1
VIN2
DSP
MR1
MR1
>2 V
<0.7 V
<0.7 V
VSENSE2
SEQ
1.8 V
VOUT2
Core
10 mF
The device is enabled when the enable (EN) pin is connected to a low-level input voltage. The output voltages of
the two regulators are sensed at the VSENSE1 and VSENSE2 pins, respectively.
The input signal at the sequence (SEQ) pin controls the power-up sequence of the two regulators. When the
device is enabled and SEQ is pulled high or left open, VOUT2 turns on first and VOUT1 remains off until VOUT2
reaches approximately 83% of its regulated output voltage. At that time, VOUT1 is turned on. If VOUT2 is pulled
below 83% (i.e., overload condition), VOUT1 is turned off. Pulling SEQ low reverses the power-up order and VOUT1
is turned on first. SEQ is connected to an internal pullup current source.
For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator
is turned off (disabled).
The power good (PG1) pin reports the voltage conditions at VOUT1. Power good can be used to implement a
SVS for the circuitry supplied by regulator 1.
The TPS70751 features a RESET (SVS, POR, or power-on reset). The RESET output initiates a reset in DSP
systems and related digital applications in the event of an undervoltage condition. RESET indicates the status of
VOUT2 and both manual reset (MR1 and MR2) pins. When VOUT2 reaches 95% of its regulated voltage and MR1
and MR2 are in the logic high state, RESET goes to a high-impedance state after a 120-ms delay. RESET goes
to logic low state when VOUT2 regulated output voltage is pulled below 95% (i.e., overload condition) of its
regulated voltage. To monitor VOUT1, the PG1 output can be connected to MR1 or MR2.
The device has an undervoltage lockout (UVLO) circuit that prevents the internal regulators from turning on until
VIN1 reaches 2.5 V.
AVAILABLE OPTIONS
2
TJ
REGULATOR 1
VO (V)
REGULATOR 2
VO (V)
TSSOP
(PWP)
–55°C to 125°C
3.3 V
1.8 V
TPS70751MPWPREP
Submit Documentation Feedback
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
DETAILED BLOCK DIAGRAM – FIXED-VOLTAGE VERSION
VIN1 (2 Pins)
VOUT1 (2 Pins)
10 kW
Current
Sense
ENA_1
UVLO
VSENSE1
(see Note A)
Shutdown
ENA_1
2.5 V
GND
Vref
Reference
Thermal
Shutdown
+
FB1
Vref
PG1
FB1
Rising Edge
Deglitch
0.95 ´ Vref
VIN1
MR2
Shutdown
FB2
Falling Edge
Deglitch
0.83 ´ Vref
FB1
Falling Edge
Deglitch
0.83 ´ Vref
RESET
FB2
UV Comp
0.95 ´ Vref
Power
Sequence
Logic
VIN1
ENA_1
ENA_2
Vref
-
UV Comp
EN
SEQ
(see Note B)
Falling Edge
Delay
Rising Edge
Deglitch
MR1
FB2
+
ENA_2
VIN1
Current
Sense
VSENSE2
(see Note A)
ENA_2
10 kW
VOUT2 (2 Pins)
VIN2 (2 Pins)
NOTES: A. For most applications, VSENSE1 and VSENSE2 should be externally connected to VOUT as close as possible to the device.
For other implementations, refer to the SENSE terminal connection discussion in the Application Information section.
B. If the SEQ terminal is floating at the input, VOUT2 powers up first.
Submit Documentation Feedback
3
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
RESET TIMING DIAGRAM (WITH VIN1 POWERED UP AND MR1 AND MR2 AT LOGIC HIGH)
VIN2
VRES
(see Note A)
VRES
t
VOUT2
VIT+ (see Note B)
VIT+ (see Note B)
Threshold
Voltage
VIT–
(see Note B)
VIT–
(see Note B)
t
RESET
Output
120-ms
Delay
120-ms
Delay
Output
Undefined
Output
Undefined
t
NOTES: A. VRES is the minimum input voltage for a valid RESET. The symbol VRES is not currently listed within EIA or
JEDEC standards for semiconductor symbology.
B. VIT – Trip voltage is typically 5% lower than the output voltage (95% VO); VIT– to VIT+ is the hysteresis voltage.
PG1 TIMING DIAGRAM
VIN1
VUVLO
VUVLO
VPG1
(see Note A)
VPG1
t
VOUT2
VIT+ (see Note B)
VIT+ (see Note B)
Threshold
Voltage
VIT –
(see Note B)
VIT–
(see Note B)
30 ms
t
PG1
Output
Output
Undefined
Output
Undefined
t
NOTES: A. VPG1 is the minimum input voltage for a valid PG1. The symbol VPG1 is not currently listed within EIA or
JEDEC standards for semiconductor symbology.
B. VIT – Trip voltage is typically 5% lower than the output voltage (95% VO); VIT– to VIT+ is the hysteresis voltage.
4
Submit Documentation Feedback
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
TERMINAL FUNCTIONS
TERMINAL
NAME
NO.
I/O
EN
6
GND
8
MR1
4
I
Manual reset 1. Active low, pulled up internally.
5
I
Manual reset 2. Active low, pulled up internally.
MR2
I
DESCRIPTION
Active-low enable
Ground
NC
1, 11, 20
No connection
PG1
16
O
Power good. Open-drain output, low when VOUT1 voltage is less than 95% of the nominal
regulated voltage.
RESET
15
O
Reset. Open-drain output, SVS (power-on reset) signal, active low.
SEQ
7
I
Power up sequence control: SEQ = High, VOUT2 powers up first; SEQ = Low, VOUT1 powers
up first, SEQ terminal pulled up internally.
VIN1
2, 3
I
Regulator 1 input voltage
VIN2
9, 10
I
Regulator 2 input voltage
VOUT1
18, 19
O
Regulator 1 output voltage
VOUT2
12, 13
O
Regulator 2 output voltage
VSENSE1/FB1
17
I
Regulator 1 output voltage sense/feedback 1
VSENSE2/FB2
14
I
Regulator 2 output voltage sense/feedback 2
DETAILED DESCRIPTION
The TPS707xx low-dropout regulator family provides dual regulated output voltages for DSP applications that
require a high-performance power-management solution. These devices provide fast transient response and
high accuracy with small output capacitors, while drawing low quiescent current. Programmable sequencing
provides a power solution for DSPs, without any external component requirements. This reduces the component
cost and board space while increasing total system reliability. The TPS707xx family has an enable feature that
puts the device in sleep mode, reducing the input currents to less than 3 µA. Other features are integrated SVS
(power-on reset, RESET) and power good (PG1) that monitor output voltages and provide logic output to the
system. These differentiated features provide a complete DSP power solution.
The TPS70751, unlike many other LDOs, features very low quiescent current that remains virtually constant
even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is
directly proportional to the load current through the regulator (IB = IC/β). The TPS70751 uses a PMOS transistor
to pass current; because the gate of the PMOS is voltage driven, operating current is low and stable over the full
load range.
Pin Functions
Enable (EN)
The EN terminal is an input that enables or shuts down the device. If EN is at a voltage high signal, the device is
in shutdown mode. When EN goes to voltage low, the device is enabled.
Sequence (SEQ)
The SEQ terminal is an input that programs which output voltage (VOUT1 or VOUT2) is turned on first. When the
device is enabled and the SEQ terminal is pulled high or left open, VOUT2 turns on first and VOUT1 remains off
until VOUT2 reaches approximately 83% of its regulated output voltage. At that time, the VOUT1 is turned on. If
VOUT2 is pulled below 83% (i.e., overload condition), VOUT1 is turned off. This terminal has a 6-µA pullup current
to VIN1.
Pulling SEQ low reverses the power-up order and VOUT1 is turned on first. For detailed timing diagrams, see
Figure 33 and Figure 38.
Submit Documentation Feedback
5
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
Power Good (PG1)
The PG1 terminal is an open-drain, active-high output terminal that indicates the status of the VOUT1 regulator.
When the VOUT1 reaches 95% of its regulated voltage, PG1 goes into a high-impedance state. PG1 goes into a
low-impedance state when VOUT1 is pulled below 95% (i.e., overload condition), of its regulated voltage. The
open-drain output of the PG1 terminal requires a pullup resistor.
Manual Reset (MR1 and MR2)
MR1 and MR2 are active-low input terminals used to trigger a reset condition. When either MR1 or MR2 is
pulled to logic low, a POR (RESET) occurs. These terminals have a 6-µA pullup current to VIN1.
Sense (VSENSE1, VSENSE2)
The sense terminals of fixed-output options must be connected to the regulator output, and the connection
should be as short as possible. Internally, sense connects to high-impedance wide-bandwidth amplifiers through
a resistor-divider network, and noise pickup feeds through to the regulator output. It is essential to route the
sense connection in such a way to minimize/avoid noise pickup. Adding RC networks between the VSENSE
terminals and VOUT terminals to filter noise is not recommended because it can cause the regulators to oscillate.
Feedback (FB1 and FB2)
FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external
feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them
in such a way as to minimize/avoid noise pickup. Adding RC networks between the FB terminals and VOUT
terminals to filter noise is not recommended because it can cause the regulators to oscillate.
RESET Indicator
The TPS70751 features a RESET (SVS, POR, or power-on reset). RESET can be used to drive power-on reset
circuitry or a low-battery indicator. RESET is an active-low, open-drain output that indicates the status of the
VOUT2 regulator and both manual reset (MR1 and MR2) pins. When VOUT2 exceeds 95% of its regulated voltage,
and MR1 and MR2 are in the high-impedance state, RESET goes to a high-impedance state after a 120-ms
delay. RESET goes to a low-impedance state when VOUT2 is pulled below 95% (i.e., overload condition) of its
regulated voltage. To monitor VOUT1, the PG1 output can be connected to MR1 or MR2. The open-drain output
of RESET requires a pullup resistor. If RESET is not used, it can be left floating.
Input Voltage (VIN1 and VIN2)
VIN1 and VIN2 are inputs to the regulators. Internal bias voltages are powered by VIN1.
Output Voltage (VOUT1 and VOUT2)
VOUT1 and VOUT2 are output terminals.
6
Submit Documentation Feedback
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
Absolute Maximum Ratings
(1)
over operating junction temperature (unless otherwise noted)
VIN1
Input voltage range (2)
VIN2
Voltage range at EN
VOUT1,
VSENSE1
MIN
MAX
–0.3
7
–0.3
7
–0.3
7
UNIT
V
V
5.5
Output voltage
VOUT2,
VSENSE2
V
5.5
Maximum RESET and PG1 voltage
Maximum MR1, MR2, and SEQ voltage
Peak output current
7
V
VIN1
V
Internally Limited
Continuous total power dissipation
See Dissipation Rating Tables
°C
TJ
Operating virtual junction temperature range
–55
150
Tstg
Storage temperature range
–65
150
°C
2
kV
ESD rating
(1)
(2)
Human-Body Model (HBM)
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltages are tied to network ground.
Dissipation Ratings
PACKAGE
PWP (1)
(1)
AIR FLOW
(CFM)
TA ≤ 25°C
DERATING
FACTOR
TA = 70°C
TA = 85°C
0
3.067 W
30.67 mW/°C
1.687 W
1.227 W
250
4.115 W
41.15 mW/°C
2.265 W
4.646 W
This parameter is measured with the recommended copper heatsink pattern on a four-layer PCB, 1-oz copper on 4-in × 4-in ground
layer. For more information, refer to TI technical brief SLMA002.
Recommended Operating Conditions
MIN
VI
Input
voltage (1)
IO
Output current
TJ
Operating virtual junction temperature
(1)
MAX
2.7
6
Regulator 1
0
250
Regulator 2
0
125
–55
125
To calculate the minimum input voltage for maximum output current, use VI(min) = VO(max) + VDO(max
Submit Documentation Feedback
UNIT
V
mA
°C
load).
7
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
Electrical Characteristics
over recommended operating junction temperature (TJ = –55°C to 125°C), VIN1 or VIN2 = VO(nom) + 1 V, IO = 1 mA, EN = 0,
CO = 33 µF (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Reference
voltage
VO
Output voltage (1) (2)
1.8-V output
3.3-V output
Quiescent current (GND current) for regulator 1 and
regulator 2, EN = 0 V (1) (2)
Output voltage line regulation (∆VO/VO) for regulator
1 and regulator 2 (3) (2)
Load regulation for VOUT1 and VOUT2 (1)
Vn
Output noise voltage
Output current limit
Regulator 1
Regulator 2
Regulator 1
Regulator 2
MIN
2.7 V < VI < 6 V, FB connected to VO,
TJ = 25°C
TJ = 25°C
1.764
1.836
3.366
190
0.01%
VO + 1 V < VI ≤ 6 V
TJ = 25°C
BW = 300 Hz to 50 kHz,
CO = 33 µF, TJ = 25°C
VO = 0 V
Thermal shutdown junction temperature
0.1%
1
Standby current
PSRR
Power-supply ripple rejection
1.6
2.1
0.750
1.1
(1)
(2)
A
°C
2
6
60
V
µVrms
65
150
f = 1 kHz, CO = 33 µF, TJ = 25°C
µA
mV
65
Regulator 1 and EN = VI, TJ = 25°C
Regulator 2
EN = VI
II(standby)
V
3.3
3.234
230
VO + 1 V < VI ≤ 6 V, TJ = 25°C
UNIT
1.8
4.3 V < VI < 6 V, TJ = 25°C
4.3 V < VI < 6 V
MAX
1.22
2.8 V < VI < 6 V, TJ = 25°C
2.8 V < VI < 6 V
TYP
µA
dB
IO = 1 mA to 250 mA for regulator 1 and 1 mA to 125 mA for regulator 2
Minimum input operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. Maximum input voltage = 6 V, minimum output current
1 mA.
(3) If VO < 1.8 V, then VI(max) = 6 V, VI(min) = 2.7 V:
VO(V I(max) * 2.7 V)
Line regulation (mV) + (%ńV)
1000
100
If VO > 2.5 V, then VI(max) = 6 V, VI(min) = Vo + 1 V:
VO[V I(max) * (VO ) 1)]
Line regulation (mV) + (%ńV)
1000
100
8
Submit Documentation Feedback
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
Electrical Characteristics (continued)
over recommended operating junction temperature (TJ = –55°C to 125°C), VIN1 or VIN2 = VO(nom) + 1 V, IO = 1 mA, EN = 0,
CO = 33 µF (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
1
1.3
V
92%
95%
98%
VO
160
ms
RESET
Minimum input voltage for valid RESET
I(RESET) = 300 µA, V(RESET) ≤ 0.8 V
Trip threshold voltage
VO decreasing
Hysteresis voltage
Measured at VO
t(RESET)
RESET pulse duration
tr(RESET)
Rising-edge deglitch
Output low voltage
VI = 3.5 V, I(RESET) = 1 mA
Leakage current
V(RESET) = 6 V
0.5%
80
120
VO
µs
30
0.15
0.4
V
1
µA
PG1
Minimum input voltage for valid PG1
IO(PG1) = 300 µA, V(PG1) ≤ 0.8 V
Trip threshold voltage
VO decreasing
Hysteresis voltage
Measured at VO
tf(PG1)
Falling-edge deglitch
Output low voltage
VI = 2.7 V, I(PG1) = 1 mA
Leakage current
V(PG1) = 6 V
92%
1
1.3
V
95%
98%
VO
0.5%
VO
µs
30
0.15
0.4
V
1
µA
EN
High-level EN input voltage
2
V
Low-level EN input voltage
Input current (EN)
–1
0.7
V
1
µA
SEQ
High-level SEQ input voltage
2
V
Low-level SEQ input voltage
0.7
SEQ pullup current source
V
µA
6
MR1/MR2
High-level MR1/MR2 input voltage
2
V
Low-level MR1/MR2 input voltage
0.7
MR1/MR2 pullup current source
V
µA
6
VOUT2
VOUT2 UV comparator – positive-going input
threshold voltage of VOUT1 UV comparator
80% VO
83%
86% VO
VO
V
VOUT2 UV comparator – falling-edge deglitch
VSENSE2 decreasing below threshold
140
µs
Peak output current
2-ms pulse width
375
mA
Discharge transistor current
VOUT2 = 1.5 V
7.5
mA
VOUT1
VOUT1 UV comparator – positive-going input
threshold voltage of VOUT1 UV comparator
80% VO
Dropout voltage (4)
mV
VSENSE1 decreasing below threshold
140
µs
IO = 250 mA, VIN1 = 3.2 V, TJ = 25°C
83
IO = 250 mA, VIN1 = 3.2 V
Peak output current
2-ms pulse width
Discharge transistor current
VOUT1 = 1.5 V
UVLO threshold
(4)
V
0.5%
VO
VOUT1 UV comparator – hysteresis
VOUT1 UV comparator – falling-edge deglitch
83%
86% VO
VO
140
750
mA
7.5
2.4
mV
mA
2.65
V
Input voltage (VIN1 or VIN2) = VO(typ) – 100 mV. For 1.8-V regulators, the dropout voltage is limited by the input voltage range. The 3.3-V
regulator input voltage is to 3.2 V to perform this test.
Submit Documentation Feedback
9
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
Output voltage
vs Output current
1, 2
vs Junction temperature
3–6
Ground current
vs Junction temperature
Power-supply rejection ratio
vs Frequency
8–11
7
Output spectral noise density
vs Frequency
12–15
Output impedance
vs Frequency
16–19
Dropout voltage
vs Junction temperature
20, 21
Load transient response
22, 23
Line transient response
24, 25
Output voltage
vs Time (start-up)
26, 27
Equivalent series resistance
(ESR)
vs Output current
29–32
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
1.802
3.303
VIN1 = 4.3 V
TJ = 25°C
VOUT1
VIN2 = 2.8 V
TJ = 25°C
VOUT2
1.801
3.301
VO − Output Voltage − V
VO − Output Voltage − V
3.302
3.3
3.299
3.298
3.297
1.800
1.799
1.798
1.797
1.796
3.296
1.795
3.295
0
0.05
0.1
0.15
IO − Output Current − A
0.2
0.25
0
0.05
0.075
IO − Output Current − A
Figure 1.
10
0.025
Figure 2.
Submit Documentation Feedback
0.1
0.125
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE
3.35
3.35
VIN1 = 4.3 V
IO = 250 mA
VOUT1
3.33
VO − Output Voltage − V
VO − Output Voltage − V
3.33
VIN1 = 4.3 V
IO = 1 mA
VOUT1
3.31
3.29
3.27
3.31
3.29
3.27
3.25
3.25
3.23
−40 −25 −10 5 20 35 50 65 80 95 110 125
TJ − Junction Temperature − °C
3.23
−40 −25 −10 5 20 35 50 65 80 95 110 125
TJ − Junction Temperature − °C
Figure 3.
Figure 4.
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE
1.800
1.798
1.799
VIN2 = 2.8 V
IO = 1 mA
VOUT2
1.798
VIN2 = 2.8 V
IO = 125 mA
VOUT2
VO − Output Voltage − V
VO − Output Voltage − V
1.797
1.796
1.794
1.792
1.790
1.796
1.795
1.794
1.793
1.792
1.788
1.791
1.786
−40 −25 −10 5 20 35 50 65 80 95 110 125
TJ − Junction Temperature − °C
1.790
−40 −25 −10 5 20 35 50 65 80 95 110 125
TJ − Junction Temperature − °C
Figure 5.
Figure 6.
Submit Documentation Feedback
11
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
GROUND CURRENT
vs
JUNCTION TEMPERATURE
210
Regulator 1 and Regulator 2
Ground Current − µ A
200
IOUT1 = 1 mA
IOUT2 = 1 mA
190
180
IOUT1 = 250 mA
IOUT2 = 125 mA
170
160
150
−40 −25 −10
5
20
35 50 65
80
95 110 125
TJ − Junction Temperature − °C
Figure 7.
POWER-SUPPLY REJECTION RATIO
vs
FREQUENCY
10
IO = 10 mA
CO = 22 µF
VOUT1
−30
−40
−50
−60
−70
−80
−90
12
PSRR − Power-Supply Rejection Ratio − dB
PSRR − Power-Supply Rejection Ratio − dB
−10
−20
POWER-SUPPLY REJECTION RATIO
vs
FREQUENCY
IO = 250 mA
CO = 22 µF
VOUT1
0
−10
−20
−30
−40
−50
−60
−70
−80
−90
10
100
f − Frequency − Hz
1k
10 k
f − Frequency − Hz
Figure 8.
Figure 9.
1k
10 k
100 k
1M
10
Submit Documentation Feedback
100
100 k
1M
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
POWER-SUPPLY REJECTION RATIO
vs
FREQUENCY
POWER-SUPPLY REJECTION RATIO
vs
FREQUENCY
10
PSRR − Power-Supply Rejection Ratio − dB
PSRR − Power-Supply Rejection Ratio − dB
−10
IO = 10 mA
CO = 22 µF
VOUT2
−20
−30
−40
−50
−60
−70
−80
−10
−20
−30
−40
−50
−60
−70
−80
−90
−90
10
100
1k
10 k
f − Frequency − Hz
100 k
10
1M
1k
10 k
f − Frequency − Hz
100 k
Figure 11.
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY
1M
10
1
0.1
1k
10 k
f − Frequency − Hz
VIN1 = 4.3 V
VOUT1 = 3.3 V
IO = 250 mA
Hz
Output Spectral Noise Density − µV
Hz
VIN1 = 4.3 V
VOUT1 = 3.3 V
IO = 10 mA
0.01
100
100
Figure 10.
10
Output Spectral Noise Density − µV
IO = 150 mA
CO = 22 µF
VOUT2
0
100 k
1
0.1
0.01
100
Figure 12.
1k
10 k
f − Frequency − Hz
100 k
Figure 13.
Submit Documentation Feedback
13
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY
10
10
1
0.1
0.01
100
1k
10 k
f − Frequency − Hz
0.1
1k
10 k
f − Frequency − Hz
Figure 14.
Figure 15.
OUTPUT IMPEDANCE
vs
FREQUENCY
OUTPUT IMPEDANCE
vs
FREQUENCY
100 k
100
CO = 33 µF
IO = 250 mA
VOUT1 = 3.3 V
TJ = 25°C
Z O − Output Impedance − Ω
Z O − Output Impedance − Ω
14
1
0.01
100
100 k
10
1
0.1
0.01
VIN2 = 2.8 V
VOUT2 = 1.8 V
IO = 125 mA
Hz
Output Spectral Noise Density − µV
Output Spectral Noise Density − µV
Hz
VIN2 = 2.8 V
VOUT2 = 1.8 V
IO = 10 mA
10
100
1k
10 k
100 k
1M
10 M
CO = 33 µF
IO = 10 mA
VOUT1 = 3.3 V
TJ = 25°C
10
1
0.1
0.01
10
100
1k
10 k
100 k
f − Frequency − Hz
f − Frequency − Hz
Figure 16.
Figure 17.
Submit Documentation Feedback
1M
10 M
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
OUTPUT IMPEDANCE
vs
FREQUENCY
OUTPUT IMPEDANCE
vs
FREQUENCY
100
CO = 33 µF
IO = 125 mA
VOUT2 = 1.8 V
TJ = 25°C
Z O − Output Impedance − Ω
Z O − Output Impedance − Ω
10
1
0.1
120
10
100
1k
10 k
100 k
1M
1
0.1
10
100
1k
10 k
100 k
1M
f − Frequency − Hz
f − Frequency − Hz
Figure 18.
Figure 19.
DROPOUT VOLTAGE
vs
JUNCTION TEMPERATURE
DROPOUT VOLTAGE
vs
JUNCTION TEMPERATURE
10 M
6
CO = 33 µF
VIN1 = 3.2 V
CO = 33 µF
VIN1 = 3.2 V
100
5
IO = 250 mA
80
60
40
20
IO = 10 mA
Dropout Voltage − mV
Dropout Voltage − mV
10
0.01
10 M
CO = 33 µF
IO = 10 mA
VOUT2 = 1.8 V
TJ = 25°C
4
3
2
1
IO = 0 mA
0
−40 −25 −10 5 20 35 50 65 80 95 110 125
TJ − Junction Temperature − °C
0
−40 −25 −10 5 20 35 50 65 80 95 110 125
TJ − Junction Temperature − °C
Figure 20.
Figure 21.
Submit Documentation Feedback
15
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
LOAD TRANSIENT RESPONSE
IO − Output Current − mA
IO − Output Current − mA
LOAD TRANSIENT RESPONSE
CO = 33 µF
TJ = 25°C
VOUT1 = 3.3 V
250
0
0
20
0
∆ VO − Change in
Output Voltage − mV
∆ VO − Change in
Output Voltage − mV
20
CO = 33 µF
TJ = 25°C
VOUT2 = 1.8 V
125
0
−20
−40
0
0.2
0.4 0.6 0.8
1
1.2
1.4 1.6
1.8
−20
−40
−60
−80
2
0
0.2
Figure 23.
VI − Input Voltage − V
50
0
IO = 250 mA
CO = 33 µF
VOUT1
40
60
80 100 120 140 160 180 200
t − Time − µs
1.8
2
3.8
2.8
10
0
IO = 125 mA
CO = 33 µF
VOUT2
−10
0
Figure 24.
16
1.4 1.6
LINE TRANSIENT RESPONSE
∆ VO − Change in
Output Voltage − mV
VI − Input Voltage − V
∆ VO − Change in
Output Voltage − mV
4.3
20
1.2
Figure 22.
5.3
0
1
t − Time − ms
LINE TRANSIENT RESPONSE
−50
0.4 0.6 0.8
t − Time − ms
20
40
60
80 100 120 140 160 180 200
t − Time − µs
Figure 25.
Submit Documentation Feedback
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
VO − Output Voltage − V
OUTPUT VOLTAGE
vs
TIME (START-UP)
VO = 3.3 V
CO = 33 µF
IO = 250 mA
VOUT1
SEQ = Low
3
2
1
0
Enable Voltage − V
Enable Voltage − V
VO − Output Voltage − V
OUTPUT VOLTAGE
vs
TIME (START-UP)
5
0
−5
0
0.2 0.4
0.6
0.8 1 1.2 1.4
t − Time − ms
1.6 1.8
2
VO = 1.8 V
CO = 33 µF
IO = 125 mA
VOUT2
SEQ = High
2
1
0
−1
5
0
−5
0
0.2 0.4
0.6
0.8 1 1.2 1.4
t − Time − ms
Figure 26.
VI
1.6 1.8
2
Figure 27.
To Load
IN
OUT
+
EN
CO
GND
R
RL
ESR
Figure 28. Test Circuit for Typical Regions of Stability
Submit Documentation Feedback
17
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
TYPICAL REGION OF STABILITY
TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE†
vs
OUTPUT CURRENT
EQUIVALENT SERIES RESISTANCE†
vs
OUTPUT CURRENT
10
REGION OF INSTABILITY
ESR − Equivalent Series Resistance − Ω
ESR − Equivalent Series Resistance − Ω
10
VO = 3.3 V
CO = 10 µF
TJ = 25°C
1
0.1
50 mΩ
REGION OF INSTABILITY
REGION OF INSTABILITY
VO = 3.3 V
CO = 6.8 µF
TJ = 25°C
1
250 mΩ
REGION OF INSTABILITY
0.1
0.01
0
50
100
150
200
IO − Output Current − mA
250
0
50
100
150
200
IO − Output Current − mA
Figure 29.
TYPICAL REGION OF STABILITY
TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE(1)
vs
OUTPUT CURRENT
10
REGION OF INSTABILITY
ESR − Equivalent Series Resistance − Ω
ESR − Equivalent Series Resistance − Ω
Figure 30.
EQUIVALENT SERIES RESISTANCE(1)
vs
OUTPUT CURRENT
10
VO = 1.8 V
CO = 10 µF
TJ = 25°C
1
0.1
50 mΩ
REGION OF INSTABILITY
REGION OF INSTABILITY
VO = 1.8 V
CO = 6.8 µF
TJ = 25°C
1
250 mΩ
REGION OF INSTABILITY
0.1
0.01
0
25
50
75
100
IO − Output Current − mA
(1)
Equivalent series resistance (ESR) refers to the total series
resistance, including the ESR of the capacitor, any series
resistance added externally, and PWB trace resistance to CO.
125
0
25
50
75
100
IO − Output Current − mA
(1)
Equivalent series resistance (ESR) refers to the total series
resistance, including the ESR of the capacitor, any series
resistance added externally, and PWB trace resistance to CO.
Figure 31.
18
250
Figure 32.
Submit Documentation Feedback
125
www.ti.com
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION
Sequencing Timing Diagrams
The following figures provide timing diagrams showing how this device functions in different configurations.
Application Conditions Not Shown in Block Diagram
VIN1 and VIN2 are tied to the same fixed-input voltage greater than the VUVLO, SEQ is tied to logic low, PG1 is
tied to MR2, and MR1 is left unconnected and is, therefore, at logic high.
TPS70751PWP
(Fixed-Output Option)
VI
VIN1
0.1 mF
VOUT1
VOUT1
10 mF
VSENSE1
250 kW
Pg1
VIN2
0.1 mF
>2 V
EN
EN
<0.7 V
MR2
MR2
RESET
RESET
MR1
MR1
VSENSE2
SEQ
VOUT2
VOUT2
10 mF
Explanation of Timing Diagram
EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic
low, when EN is taken to logic low, VOUT1 turns on. VOUT2 turns on after VOUT1 reaches 83% of its regulated
output voltage. When VOUT1 reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high.
When both VOUT1 and VOUT2 reach 95% of their respective regulated output voltages and both MR1 and MR2
(tied to PG1) are at logic high, RESET is pulled to logic high after a 120-ms delay. When EN is returned to logic
high, both devices power down and both PG1 (tied to MR2) and RESET return to logic low.
Submit Documentation Feedback
19
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
EN
SEQ
VOUT2
95%
83%
VOUT1
95%
83%
PG1
MR1
MR2
(MR2 tied to PG1)
RESET
t1
(see Note A)
120 ms
NOTE : A. t1 - Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.
Figure 33. Timing When SEQ = Low
20
Submit Documentation Feedback
www.ti.com
www.ti.com
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
Application Conditions Not Shown in Block Diagram
VIN1 and VIN2 are tied to the same fixed-input voltage greater than the VUVLO, SEQ is tied to logic high, PG1 is
tied to MR2, and MR1 is left unconnected and is, therefore, at logic high.
TPS70751PWP
(Fixed-Output Option)
VI
VIN1
0.1 mF
VOUT1
VOUT1
10 mF
VSENSE1
250 kW
Pg1
VIN2
0.1 mF
>2 V
EN
EN
<0.7 V
MR2
MR2
RESET
RESET
MR1
MR1
VSENSE2
SEQ
VOUT2
VOUT2
10 mF
Explanation of Timing Diagram
EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic
high, when EN is taken to logic low, VOUT2 turns on. VOUT1 turns on after VOUT2 reaches 83% of its regulated
output voltage. When VOUT1 reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high.
When both VOUT1 and VOUT2 reach 95% of their respective regulated output voltages and both MR1 and MR2
(tied to PG1) are at logic high, RESET is pulled to logic high after a 120-ms delay. When EN is returned to logic
high, both devices turn off and both PG1 (tied to MR2) and RESET return to logic low.
Submit Documentation Feedback
21
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
EN
SEQ
VOUT2
95%
83%
VOUT1
95%
83%
PG1
MR1
MR2
(MR2 tied to PG1)
RESET
t1
(see Note A)
120ms
NOTE : A. t1 - Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.
Figure 34. Timing When SEQ = High
22
Submit Documentation Feedback
www.ti.com
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
Application Conditions Not Shown in Block Diagram
VIN1 and VIN2 are tied to the same fixed-input voltage greater than the VUVLO, SEQ is tied to logic high, PG1 is
tied to MR2, and MR1 is initially at logic high but is eventually toggled.
TPS70751PWP
(Fixed Output Option)
VI
VIN1
0.1 mF
VOUT1
VOUT1
10 mF
VSENSE1
250 kW
Pg1
VIN2
0.1 mF
>2 V
EN
EN
<0.7 V
MR2
MR2
RESET
RESET
MR1
MR1
>2 V
VSENSE2
SEQ
VOUT2
<0.7 V
VOUT2
10 mF
Explanation of Timing Diagram
EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic
high, when EN is taken low, VOUT2 turns on. VOUT1 turns on after VOUT2 reaches 83% of its regulated output
voltage. When VOUT1 reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When
both VOUT1 and VOUT2 reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to
PG1) are at logic high, RESET is pulled to logic high after a 120-ms delay. When MR1 is taken low, RESET
returns to logic low but the outputs remain in regulation. When MR1 is returned to logic high, since both VOUT1
and VOUT2 remain above 95% of their respective regulated output voltages and MR2 (tied to PG1) remains at
logic high, RESET is pulled to logic high after a 120-ms delay.
Submit Documentation Feedback
23
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
EN
SEQ
VOUT2
95%
83%
VOUT1
95%
83%
PG1
MR1
MR2
(MR2 tied to PG1)
RESET
t1
(see Note A)
120 ms
120 ms
NOTE : A. t1 - Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.
Figure 35. Timing When MR1 Is Toggled
24
Submit Documentation Feedback
www.ti.com
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
Application Conditions Not Shown in Block Diagram
VIN1 and VIN2 are tied to the same fixed-input voltage greater than the VUVLO, SEQ is tied to logic high, PG1 is
tied to MR2, and MR1 is left unconnected and is, therefore, at logic high.
TPS70751PWP
(Fixed-Output Option)
VI
VIN1
0.1 mF
VOUT1
VOUT1
10 mF
VSENSE1
250 kW
Pg1
VIN2
0.1 mF
>2 V
EN
EN
<0.7 V
MR2
MR2
RESET
RESET
MR1
MR1
VSENSE2
SEQ
VOUT2
VOUT2
10 mF
Explanation of Timing Diagram
EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic
high, when EN is taken low, VOUT2 turns on. VOUT1 turns on after VOUT2 reaches 83% of its regulated output
voltage. When VOUT1 reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When
both VOUT1 and VOUT2 reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to
PG1) are at logic high, RESET is pulled to logic high after a 120-ms delay. When a fault on VOUT1 causes it to
fall below 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic low, causing RESET to return to
logic low. VOUT2 remains on because SEQ is high.
Submit Documentation Feedback
25
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
EN
SEQUENCE
VOUT2
95%
83%
VOUT1
95%
83%
Fault on VOUT1
PG1
MR1
MR2
(MR2 tied to PG1)
RESET
t1
120 ms
(see Note A)
NOTE : A. t1 - Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.
Figure 36. Timing When VOUT1 Faults Out
26
Submit Documentation Feedback
www.ti.com
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
Application Conditions Not Shown in Block Diagram
VIN1 and VIN2 are tied to the same fixed-input voltage greater than the VUVLO, SEQ is tied to logic high, PG1 is
tied to MR2, and MR1 is left unconnected and is, therefore, at logic high.
TPS70751PWP
(Fixed-Output Option)
VI
VIN1
0.1 mF
VOUT1
VOUT1
10 mF
VSENSE1
250 kW
Pg1
VIN2
0.1 mF
>2 V
EN
EN
<0.7 V
MR2
MR2
RESET
RESET
MR1
MR1
VSENSE2
SEQ
VOUT2
VOUT2
10 mF
Explanation of Timing Diagram
EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic
high, when EN is taken low, VOUT2 turns on. VOUT1 turns on after VOUT2 reaches 83% of its regulated output
voltage. When VOUT1 reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When
both VOUT1 and VOUT2 reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to
PG1) are at logic high, RESET is pulled to logic high after a 120-ms delay. When a fault on VOUT2 causes it to
fall below 95% of its regulated output voltage, RESET returns to logic low and VOUT1 begins to power down
because SEQ is high. When VOUT1 falls below 95% of its regulated output voltage, PG1 (tied to MR2) returns to
logic low.
Submit Documentation Feedback
27
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
ENABLE
SEQUENCE
95%
VOUT2
83%
Fault on VOUT2
95%
VOUT1
83%
PG1
MR1
MR2
(MR2 tied to PG1)
RESET
t1
120 ms
(see Note A)
NOTE : A. t1 - Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.
Figure 37. Timing When VOUT2 Faults Out
28
Submit Documentation Feedback
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
Split Voltage DSP Application
Figure 38 shows a typical application where the TPS70751 is powering up a DSP. In this application, by
grounding the SEQ pin, VOUT1(I/O) is powered up first, and then VOUT2(core) is powered up.
TPS70751 PWP
5V
0.1 mF
10 mF
VSENSE1
MR2
PG1
MR2
>2 V
<0.7 V
0.1 mF
>2 V
EN
250 kW
RESET
RESET
MR1
EN
I/O
250 kW
PG1
VIN2
DSP
3.3 V
VOUT1
VIN1
MR1
>2 V
<0.7 V
<0.7 V
VSENSE2
SEQ
1.8 V
VOUT2
Core
10 mF
EN
SEQ
VOUT2
(Core)
95%
83%
VOUT1
(I/O)
95%
83%
PG1
RESET
t1
(see Note A)
120 ms
NOTE : A. t1 - Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.
Figure 38. Application Timing Diagram (SEQ = Low)
Submit Documentation Feedback
29
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
Figure 39 shows a typical application where the TPS70751 is powering up a DSP. In this application, by pulling
up the SEQ pin, VOUT2(core) is powered up first, and then VOUT1(I/O) is powered up.
TPS70751 PWP
5V
VIN1
0.1 mF
10 mF
VSENSE1
250 kW
PG1
PG1
MR2
VIN2
>2 V
>2 V
250 kW
RESET
RESET
MR1
EN
EN
MR2
<0.7 V
0.1 mF
DSP
3.3 V
VOUT1
MR1
>2 V
<0.7 V
<0.7 V
VSENSE2
SEQ
1.8 V
VOUT2
Core
10 mF
EN
SEQ
VOUT2
(Core)
95%
83%
VOUT1
(I/O)
95%
83%
PG1
RESET
t1
(see Note A)
120 ms
NOTE : A. t1 - Time at which both VOUT1 and VOUT2 are greater than the PG thresholds and MR1 is logic high.
Figure 39. Application Timing Diagram (SEQ = High)
30
Submit Documentation Feedback
I/O
www.ti.com
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
SLVS718 – DECEMBER 2006
APPLICATION INFORMATION (continued)
Input Capacitor
For a typical application, an input bypass capacitor (0.1 µF through 1 µF) is recommended. This capacitor filters
any high-frequency noise generated in the line. For fast transient condition where droop at the input of the LDO
may occur due to high inrush current, it is recommended to place a larger capacitor at the input as well. The size
of this capacitor is dependant on the output current and response time of the main power supply, as well as the
distance to the VI pins of the LDO.
Output Capacitor
As with most LDO regulators, the TPS70751 requires an output capacitor connected between OUT and GND to
stabilize the internal control loop. The minimum recommended capacitance values are 10-µF ceramic capacitors
with an equivalent series resistance (ESR) between 50 mΩ and 2.5 Ω, or 6.8-µF tantalum capacitors with ESR
between 250 mΩ and 4 Ω. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors
with capacitance values greater than 10 µF are all suitable, provided they meet the requirements previously
described. Larger capacitors provide a wider range of stability and better load transient response. The following
is a partial listing of surface-mount capacitors usable with the TPS70751 for fast transient response application.
This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the
user's application. When it is necessary to achieve low height requirements along with high output current and/or
high load capacitance, several higher ESR capacitors can be used in parallel to meet the previous guidelines.
VALUE
MFR.
MAX ESR
PART NO.
22 µF
Kemet
345 mΩ
7495C226K0010AS
33 µF
Sanyo
100 mΩ
10TPA33M
47 µF
Sanyo
100 mΩ
6TPA47M
68 µF
Sanyo
45 mΩ
10TPC68M
ESR and Transient Response
LDOs typically require an external output capacitor for stability. In fast transient response applications,
capacitors are used to support the load current the while the LDO amplifier is responding. In most applications,
one capacitor is used to support both functions.
Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are
resistive as well as inductive. The resistive impedance is called ESR, and the inductive impedance is called
equivalent series inductance (ESL). The equivalent schematic diagram of any capacitor can, therefore, be drawn
as shown in Figure 40.
RESR
LESL
C
Figure 40. ESR and ESL
In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application
focuses mainly on the parasitic resistance ESR.
Submit Documentation Feedback
31
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
Figure 41 shows the output capacitor and its parasitic impedances in a typical LDO output stage.
IO
LDO
RESR
VESR
+
+
VI
RLOAD
VO
-
CO
Figure 41. LDO Output Stage With Parasitic Resistances ESR
In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across
the capacitor is the same as the output voltage [V(CO) = VO]. This means no current is flowing into the CO
branch. If IO suddenly increases (transient condition), the following occurs.
The LDO is not able to supply the sudden current need due to its response time (t1 in Figure 42). Therefore,
capacitor CO provides the current for the new load condition (dashed arrow). CO now acts like a battery with an
internal resistance, ESR. Depending on the current demand at the output, a voltage drop occurs at RESR. This
voltage is shown as VESR in Figure 41.
When CO is conducting current to the load, initial voltage at the load will be VO = V(CO) – VESR. Due to the
discharge of CO, the output voltage VO drops continuously until the response time t1 of the LDO is reached and
the LDO resumes supplying the load. From this point, the output voltage starts rising again until it reaches the
regulated voltage. This period is shown as t2 in Figure 42.
The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels
of ESRs, where number 1 displays the lowest and number 3 displays the highest ESR.
From the previous paragraphs, these conclusions can be drawn:
• The higher the ESR, the larger the droop at the beginning of load transient.
• The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the
LDO response period.
Conclusion
To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the
minimum output voltage requirement.
32
Submit Documentation Feedback
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
IO
VO
1
2
ESR 1
3
ESR 2
ESR 3
t1
t2
Figure 42. Correlation of Different ESRs and Their Influence to the Regulation of VO
at a Load Step From Low-to-High Output Current
Regulator Protection
Both TPS70751 PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input
voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the
input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be
appropriate.
The TPS70751 also features internal current limiting and thermal protection. During normal operation, the
TPS70751 regulator 1 limits output current to approximately 1.6 A (typ) and regulator 2 limits output current to
approximately 750 mA (typ). When current limiting engages, the output voltage scales back linearly until the
overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be
taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds
150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ),
regulator operation resumes.
Submit Documentation Feedback
33
TPS70751-EP
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR
WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS
www.ti.com
SLVS718 – DECEMBER 2006
Power Dissipation and Junction Temperature
Specified regulator operation is ensured to a junction temperature of 125°C; the maximum junction temperature
should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the
regulator can handle in any given application. To ensure the junction temperature is within acceptable limits,
calculate the maximum allowable dissipation, PD(max), and the actual dissipation, PD, which must be less than or
equal to PD(max).
The maximum-power-dissipation limit is determined using the following equation:
P
T max * T
A
+ J
D(max)
R
qJA
Where:
TJmax = Maximum allowable junction temperature
RθJA = Thermal resistance junction-to-ambient for the package, i.e., 32.6°C/W for the 20-terminal PWP
with no airflow
TA = Ambient temperature
The regulator dissipation is calculated using:
P
D
ǒ
+ V *V
I
O
Ǔ
I
O
Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal
protection circuit.
34
Submit Documentation Feedback
PACKAGE OPTION ADDENDUM
www.ti.com
18-Sep-2008
PACKAGING INFORMATION
Orderable Device
Status (1)
Package
Type
Package
Drawing
Pins Package Eco Plan (2)
Qty
TPS70751MPWPREP
ACTIVE
HTSSOP
PWP
20
2000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
V62/07610-01XE
ACTIVE
HTSSOP
PWP
20
2000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
Lead/Ball Finish
MSL Peak Temp (3)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPS70751-EP :
• Catalog: TPS70751
NOTE: Qualified Version Definitions:
• Catalog - TI's standard catalog product
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
TPS70751MPWPREP
Package Package Pins
Type Drawing
SPQ
HTSSOP
2000
PWP
20
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
330.0
16.4
Pack Materials-Page 1
6.95
B0
(mm)
K0
(mm)
P1
(mm)
7.1
1.6
8.0
W
Pin1
(mm) Quadrant
16.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS70751MPWPREP
HTSSOP
PWP
20
2000
367.0
367.0
38.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated