RENESAS HD74LS161ARPEL

HD74LS161A
Synchronous 4-bit Binary Counter (direct clear)
REJ03D0445–0200
Rev.2.00
Feb.18.2005
This synchronous 4-bit binary counter features an internal carry look-ahead for application in high-speed counting
designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs changes
coincident with each other when so instructed by the count-enable inputs and internal gating. This mode is operation
eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A
buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. This
counter is fully programmable; that is, the output may be preset to either level. As presetting is synchronous, setting up
a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock
pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input should be avoided when the
clock is low if the enable inputs are high at or before the transition. The clear function is asynchronous and a low level
at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The
carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional getting.
Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable
inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry
output thus enabled will produced a high-level output pulse with a duration approximately equal to the high-level
portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages.
High-to-low-level transitions at the enable P or T inputs should occur only when the clock input is high.
Features
• Ordering Information
Part Name
Package Type
Package Code
(Previous Code)
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LS161AP
DILP-16 pin
PRDP0016AE-B
(DP-16FV)
P
—
HD74LS161AFPEL
SOP-16 pin (JEITA)
PRSP0016DH-B
(FP-16DAV)
FP
EL (2,000 pcs/reel)
HD74LS161ARPEL
SOP-16 pin (JEDEC)
PRSP0016DG-A
(FP-16DNV)
RP
EL (2,500 pcs/reel)
Note: Please consult the sales office for the above package availability.
Rev.2.00, Feb.18.2005, page 1 of 10
HD74LS161A
Pin Arrangement
Clear
1
CLR
CK Ripple
Carry
16
VCC
15
Ripple
Carry Output
Clock
2
A
3
A
QA
14
QA
B
4
B
QB
13
QB
C
5
C
QC
12
QC
D
6
D
QD
11
QD
Enable P
7
P
T
10
Enable T
GND
8
9
Load
Data
Inputs
Outputs
Load
(Top view)
Block Diagram
Clock
Clear
Load
Enable
D
Q
CK
Output
QA
Q
CLR
P
T
A
D
Q
CK
B
Q
CLR
C
D Q
CK
Q
CLR
D
D Q
CK
Q
CLR
Data
Inputs
Output
QB
Output
QC
Output
QD
Ripple
Carry
Output
Rev.2.00, Feb.18.2005, page 2 of 10
HD74LS161A
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
Supply voltage
VCC
7
V
Input voltage
VIN
7
V
Power dissipation
PT
400
mW
Tstg
–65 to +150
°C
Storage temperature
Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.
Recommended Operating Conditions
Item
Symbol
Min
Typ
Max
Unit
VCC
4.75
5.00
5.25
V
IOH
—
—
–400
µA
IOL
—
—
8
mA
Operating temperature
Topr
–20
25
75
°C
Clock frequency
ƒclock
0
—
25
MHz
Clock pulse width
tw (clock)
25
—
—
ns
Clear pulse width
tw (clear)
20
—
—
ns
20
—
—
ns
20
—
—
ns
Supply voltage
Output current
A, B, C, D
Setup time
Enable P, T
tsu
Load
Hold time
th
20
—
—
ns
3
—
—
ns
Typical Clear, Preset, and Inhibit Sequence
Clear
Load
A
Data
Inputs
B
C
D
Clock
Enable P
Enable T
QA
QB
Outputs
QC
QD
Carry
12
Clear
Rev.2.00, Feb.18.2005, page 3 of 10
Preset
(Load)
13
14
15 0
Count
1
2
Inhibit
HD74LS161A
Electrical Characteristics
(Ta = –20 to +75 °C)
Item
Input voltage
Symbol
VIH
VIL
min.
2.0
—
typ.*
—
—
max.
—
0.8
Unit
V
V
VOH
2.7
—
—
V
IIH
—
—
—
—
—
—
—
—
0.4
0.5
20
40
µA
VCC = 5.25 V, VI = 2.7 V
IIL
—
—
—
—
—
—
20
–0.4
–0.8
mA
VCC = 5.25 V, VI = 0.4 V
II
—
—
—
—
—
–0.4
0.1
0.2
mA
VCC = 5.25 V, VI = 7 V
IOS
ICCH
—
–20
—
—
—
18
0.1
–100
31
mA
mA
VCC = 5.25 V
VCC = 5.25 V
Output voltage
VOL
Input
current
Data, Enable P
Load, Clock, Enable T
Clear
Data, Enable P
Load, Clock, Enable T
Clear
Data, Enable P
Load, Clock, Enable T
Clear
Short-circuit output current
Supply current**
V
Condition
VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
IOH = –400 µA
IOL = 4 mA VCC = 4.75 V, VIH = 2 V,
IOL = 8 mA VIL = 0.8 V
ICCL
—
19
32
mA
VCC = 5.25 V
Input clamp voltage
VIK
—
—
–1.5
V
VCC = 4.75 V, IIN = –18 mA
Notes: * VCC = 5 V, Ta = 25°C
** ICCH is measured with the load input high, then again with the load input low, with all other inputs high and all
outputs open. ICCL is measured with the clock input high, then again with the clock input low, with all other
inputs low and all outputs open.
Switching Characteristics
(VCC = 5 V, Ta = 25°C)
Item
Maximum clock frequency
Propagation delay time
Symbol
ƒmax
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPHL
Rev.2.00, Feb.18.2005, page 4 of 10
Inputs
Clock
Outputs
QA to QD
Clock
Ripple
Carry
Clock
(Load = “H”)
QA to QD
Clock
(Load = “L”)
QA to QD
Enable T
Ripple
Carry
Clear
QA to QD
min.
25
—
—
—
—
typ.
32
20
18
13
18
max.
—
35
35
24
27
Unit
MHz
ns
ns
ns
ns
—
—
13
18
24
27
ns
ns
—
—
—
9
9
20
14
14
28
ns
ns
ns
Condition
CL = 15 pF,
RL = 2 kΩ
HD74LS161A
Timing Method
tw (CK)
3V
Clock
1.3V
1.3V
1.3V
0V
tsu
th
3V
Load
1.3V
1.3V
tsu
Data
Outputs
A to D
0V
th
3V
1.3V
1.3V
0V
tsu
Enable
P or T
1.3V
th
1.3V
0V
Testing Method
Test Circuit
VCC
QA
4.5V
Load
CK
Input
P.G.
Zout = 50Ω
See Testing Table
P.G.
Zout = 50Ω
Load circuit 1
QA
A
B
C
D
QB
QB
QC
P
T
CLR
1. CL includes probe and jig capacitance.
2. All diodes are 1S2074(H).
Rev.2.00, Feb.18.2005, page 5 of 10
RL
CL
Input
Notes:
3V
QC
QD
QD
Ripple
Carry
Same as Load Circuit 1.
Same as Load Circuit 1.
Same as Load Circuit 1.
Ripple
Carry
Same as Load Circuit 1.
HD74LS161A
Testing Table
Item
From input to
output
ƒmax
tPLH
tPHL
CK
Ripply
→
Carry
CK → Q
CK → Q
Enable
→
T
CLR → Q
Ripple
Carry
Inputs
Clear
Load
4.5V
Enable
4.5V
P
4.5V
T
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
GND
4.5V
IN
Clock
Data
IN
A
GND
B
GND
C
GND
D
GND
4.5V
IN
GND
GND
GND
GND
4.5V
GND
4.5V
GND
IN
IN
GND
IN*
GND
IN*
GND
IN*
GND
IN*
GND
4.5V
IN
IN*
4.5V
4.5V
4.5V
4.5V
GND
GND
GND
IN*
4.5V
4.5V
4.5V
4.5V
Notes: *. For initialized
Item
From input to output
QA
QB
QC
QD
Ripple Carry
CK→Ripple Carry
CK→Q
CK→Q
Enable T→Ripple Carry
OUT
—
OUT
OUT
—
OUT
—
OUT
OUT
—
OUT
—
OUT
OUT
—
OUT
—
OUT
OUT
—
OUT
OUT
—
—
OUT
CLR→Q
OUT
OUT
OUT
OUT
—
ƒmax
tPLH
tPHL
Outputs
Rev.2.00, Feb.18.2005, page 6 of 10
HD74LS161A
Waveforms 1
ƒmax, tPLH, tPHL, (Clock→Q, Ripple Carry)
tTLH
Clock
10%
tPLH
QA
tTHL
3V
90%
90%
1.3V 1.3V
10%
(Measure at
tn + 1)
1.3V
tw (CK)
1.3V
0V
tPHL
(Measure at tn + 2)
VOH
1.3V
1.3V
tPHL
tPLH (Measure at tn + 2)
(Measure at tn + 4)
QB
1.3V
VOL
VOH
1.3V
VOL
tPLH (Measure at tn + 4)
tPHL
(Measure at tn + 8)
QC
1.3V
VOH
1.3V
VOL
tPHL
(Measure at
tn + 16)
QD
tPLH (Measure at tn + 8)
1.3V
VOH
1.3V
VOL
tPLH (Measure at
tn + 15)
Ripple
Carry
tPHL (Measure at tn + 16)
VOH
1.3V
1.3V
VOL
Note:
Clock input pulse; tTLH ≤ 15 ns, tTHL ≤ 6 ns, PRR = 1 MHz, duty cycle 50%
and : ƒmax tTLH = tTHL ≤ 2.5 ns.
tn is reference bit time when all outputs are low.
Rev.2.00, Feb.18.2005, page 7 of 10
HD74LS161A
Waveforms 2
tPLH, tPHL, (Clock→Q)
tTLH
tTHL
90%
Clock
3V
90%
1.3V
10%
tTLH
1.3V
10%
0V
tTHL
90%
Data Inputs
A, B, C or D
3V
90%
10%
10%
0V
tPLH
tPHL
VOH
Outputs
QA, QB, QC or QD
1.3V
1.3V
VOL
Note:
Input pulse: tTLH ≤ 15 ns, tTHL ≤ 6 ns, Clock input: PRR = 1 MHz, duty cycle 50%,
Data input: PRR = 500 kHz, duty cycle 50%
Waveforms 3
tPLH, tPHL, (Enable T→Ripple Carry)
tTLH
tTHL
90 %
1.3 V
Enable T
3V
90 %
1.3 V
10 %
10 %
tPLH
0V
tPHL
VOH
Carry
Output
Note:
1.3 V
1.3 V
VOH
Input pulse: tTLH ≤ 15 ns, tTHL ≤ 6 ns, PRR = 1 MHz
Waveforms 4
tPHL, (Clear→Q)
Clear
tTHL
tTLH
90%
1.3V
90%
1.3V
10% 10%
tw (CLR) ≥ 20ns
3V
0V
VOH
QA to QD
1.3V
tPHL
Note:
Input pulse: tTLH ≤ 15 ns, tTHL ≤ 6 ns
Rev.2.00, Feb.18.2005, page 8 of 10
VOL
HD74LS161A
Package Dimensions
JEITA Package Code
P-DIP16-6.3x19.2-2.54
RENESAS Code
PRDP0016AE-B
MASS[Typ.]
1.05g
Previous Code
DP-16FV
D
9
E
16
1
8
b3
0.89
Z
A1
A
Reference
Symbol
L
e
Nom
θ
c
e1
D
19.2
E
6.3
JEITA Package Code
P-SOP16-5.5x10.06-1.27
RENESAS Code
PRSP0016DH-B
*1
Previous Code
FP-16DAV
7.4
A1
0.51
b
p
0.40
b
3
0.48
0.56
1.30
c
0.19
θ
0°
e
2.29
0.25
0.31
2.54
2.79
15°
1.12
L
2.54
MASS[Typ.]
0.24g
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
D
F
16
20.32
5.06
Z
( Ni/Pd/Au plating )
Max
7.62
1
A
bp
e
Dimension in Millimeters
Min
9
c
HE
*2
E
bp
Index mark
Reference
Symbol
Terminal cross section
( Ni/Pd/Au plating )
1
Z
*3
bp
Nom
D
10.06
E
5.50
Max
10.5
A2
8
e
Dimension in Millimeters
Min
x
A1
M
0.00
0.10
0.20
0.34
0.40
0.46
0.15
0.20
0.25
7.80
8.00
A
L1
2.20
bp
b1
c
A
c
A1
θ
y
L
Detail F
1
θ
0°
HE
7.50
e
1.27
x
0.12
y
0.15
0.80
Z
L
L
Rev.2.00, Feb.18.2005, page 9 of 10
8°
0.50
1
0.70
1.15
0.90
HD74LS161A
JEITA Package Code
P-SOP16-3.95x9.9-1.27
RENESAS Code
PRSP0016DG-A
*1
Previous Code
FP-16DNV
MASS[Typ.]
0.15g
D
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
F
16
9
c
*2
Index mark
HE
E
bp
Reference
Symbol
Terminal cross section
( Ni/Pd/Au plating )
Dimension in Millimeters
Min
Nom
Max
D
9.90
10.30
E
3.95
A2
8
1
Z
e
*3
bp
x
A1
0.10
0.14
0.25
0.34
0.40
0.46
0.15
0.20
0.25
6.10
6.20
1.75
A
M
L1
bp
b1
c
A
c
A1
θ
L
y
Detail F
1
θ
0°
HE
5.80
1.27
e
x
0.25
y
0.15
0.635
Z
0.40
L
L
Rev.2.00, Feb.18.2005, page 10 of 10
8°
1
0.60
1.08
1.27
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits,
(ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .2.0