HD74ALVC165245A 16–Bit Dual–supply Bus Transceiver with 3–state Outputs REJ03D0157–0200Z Rev.2.00 Jan.07.2004 Description The HD74ALVC165245A has 16 bus transceivers with three state outputs in a 48-pin package. When (DIR) is high, data flows from the A inputs to the B outputs, and when (DIR) is low, data flows from the B inputs to the A outputs. A and B bus are separated by making enable input (OE) high level. This 16-bit non-inverting bus transceiver uses two separate power-supply rails. And this product has two terminals (VCCA, VCCB), VCCA is connected with A bus side, VCCB is connected with control input and B bus. VCCA and VCCB are isolated. The A port is designed to track VCCA, which accepts voltages from 1.4 V to 3.6 V, and the B port is designed to track VCCB, which operates at 1.2 V to 2.7 V. Therefore, Bidirectional broad voltage conversion is possible. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation. Rev.2.00, Jan.07.2004, page 1 of 17 HD74ALVC165245A Features • This product function as level shift transceiver that change VCCA input level to VCCB output level, VCCB input level to VCCA output level by providing different supply voltage to VCCA and VCCB. • VCCA = 1.4 V to 3.6 V, VCCB = 1.2 V to 2.7 V (VCCA > VCCB) • All control input VI (max) = 3.6 V (@VCCB = 0 V to 3.6 V) • All A bus side input outputs VI/O (max) = 3.6 V (@VCCA = 0 V or output off state) • All B bus side input outputs VI/O (max) = 3.6 V (@VCCB = 0 V or output off state) • High output current A bus side: ±4 mA (@VCCA = 1.5±0.1 V) B bus side: ±2 mA (@VCCB = 1.2 V) ±6 mA (@VCCA = 1.8±0.15 V) ±4 mA (@VCCB = 1.5±0.1 V) ±18 mA (@VCCA = 2.5±0.2 V) ±6 mA (@VCCB = 1.8±0.15 V) ±24mA (@VCCA = 3.3±0.3 V) ±18 mA (@VCCB = 2.5±0.2 V) • Ordering Information Package Taping Part Name Package Type Package Code Abbreviation Abbreviation (Quantity) HD74ALVC165245ATEL TSSOP–48Pin TTP–48DBV T EL (1,000pcs / Reel) Function Table Inputs 1OE 1DIR Operation L L 1B1–1B8 data to 1A1–1A8 bus L H 1A1–1A8 data to 1B1–1B8 bus H X Z 2OE 2DIR Operation L L 2B1–2B8 data to 2A1–2A8 bus L H 2A1–2A8 data to 2B1–2B8 bus H X Z Inputs H: L: X: Z: High level Low level Immaterial High impedance Rev.2.00, Jan.07.2004, page 2 of 17 HD74ALVC165245A Pin Arrangement 1DIR 1 48 1OE 1B1 2 47 1A1 1B2 3 46 1A2 GND 4 45 GND 1B3 5 44 1A3 1B4 6 43 1A4 VCCB 7 42 VCCA 1B5 8 41 1A5 1B6 9 40 1A6 GND 10 39 GND 1B7 11 38 1A7 1B8 12 37 1A8 2B1 13 36 2A1 2B2 14 35 2A2 GND 15 34 GND 2B3 16 33 2A3 2B4 17 32 2A4 31 VCCA VCCB 18 2B5 19 30 2A5 2B6 20 29 2A6 GND 21 28 GND 2B7 22 27 2A7 2B8 23 26 2A8 2DIR 24 25 2OE (Top view) Rev.2.00, Jan.07.2004, page 3 of 17 HD74ALVC165245A Absolute Maximum Ratings Item Symbol Ratings Unit Conditions Supply voltage VCCA, VCCB –0.5 to 4.6 V Input voltage*1 VI –0.5 to 4.6 V DIR, OE Input / output voltage VI/O –0.5 to VCCA+0.5 V A port output “H” or “L” –0.5 to 4.6 A port output “Z” or VCCA : OFF –0.5 to VCCB+0.5 B port output “H” or “L” –0.5 to 4.6 B port output “Z” or VCCB : OFF Input diode current IIK –50 mA VI < 0 Output diode current IOK –50 mA VO < 0 Output current IO ±50 mA VCCA, VCCB, GND current ICCA, ICCB, IGND 100 mA Maximum power PT dissipation at Ta = 55°C (in still air)*2 850 mW Storage temperature –65 to 150 °C 50 Notes: Tstg VO > VCC+0.5 TSSOP The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are observed. 2. The maximum package power dissipation was calculated using a junction temperature of 150°C. Rev.2.00, Jan.07.2004, page 4 of 17 HD74ALVC165245A Recommended Operating Conditions Item Symbol Ratings Unit Supply voltage VCCB 1.2 to 2.7 V VCCA 1.4 to 3.6 VI 0 to 3.6 VI/O 0 to VCCA A port output “H” or “L” 0 to 3.6 A port output “Z” or VCCA : OFF 0 to VCCB B port output “H” or “L” 0 to 3.6 B port output “Z” or VCCB : OFF Input / output voltage Output current IOHB IOHA IOLB IOLA –2 V mA DIR, OE VCCB = 1.2 V –4 VCCB = 1.5±0.1 V –6 VCCB = 1.8±0.15 V –18 VCCB = 2.5±0.2 V –4 VCCA = 1.5±0.1 V –6 VCCA = 1.8±0.15 V –18 VCCA = 2.5±0.2 V –24 VCCA = 3.3±0.3 V 2 VCCB = 1.2 V 4 VCCB = 1.5±0.1 V 6 VCCB = 1.8±0.15 V 18 VCCB = 2.5±0.2 V 4 VCCA = 1.5±0.1 V 6 VCCA = 1.8±0.15 V 18 VCCA = 2.5±0.2 V 24 VCCA = 3.3±0.3 V Input transition rise or fall time ∆t / ∆v 10 ns / V Operating temperature Ta –40 to 85 °C Note: Unused or floating inputs must be held high or low. Rev.2.00, Jan.07.2004, page 5 of 17 Conditions HD74ALVC165245A Block Diagram 1DIR 1 48 1B1 1OE 2 47 1A1 To seven other channels 2DIR 24 25 2B1 2OE 13 36 To seven other channels Rev.2.00, Jan.07.2004, page 6 of 17 2A1 HD74ALVC165245A Electrical Characteristics (Ta = –40 to 85°C) Item Symbol VCCB (V) VCCA (V) Min Input voltage VIHB 1.2 1.4 to 3.6 VCCB×0.75 1.5±0.1 1.65 to 3.6 VCCB×0.70 1.8±0.15 2.3 to 3.6 VCCB×0.65 2.5±0.2 3.0 to 3.6 1.6 1.2 1.5±0.1 VCCA×0.70 1.2 to 1.6 1.8±0.15 VCCA×0.65 VIHA VILB VILA Output voltage VOHB Unit Test Conditions V B port Control input A port 1.2 to 1.95 2.5±0.2 1.6 1.2 to 2.7 3.3±0.3 2.0 1.2 1.4 to 3.6 VCCB×0.25 B port 1.5±0.1 1.65 to 3.6 VCCB×0.30 Control input 1.8±0.15 2.3 to 3.6 VCCB×0.35 2.5±0.2 3.0 to 3.6 0.7 1.2 1.5±0.1 VCCA×0.30 1.2 to 1.6 1.8±0.15 VCCA×0.35 1.2 to 1.95 2.5±0.2 0.7 1.2 to 2.7 3.3±0.3 0.8 1.2 1.4 to 3.6 VCCB–0.2 0.9 IOH = –2 mA 1.5±0.1 1.65 to 3.6 VCCB–0.2 IOH = –100 µA 1.1 IOH = –4 mA VCCB–0.2 IOH = –100 µA 1.25 IOH = –6 mA VCCB–0.2 IOH = –100 µA 1.7 IOH = –18 mA VCCA–0.2 IOH = –100 µA 1.1 IOH = –4 mA VCCA–0.2 IOH = –100 µA 1.25 IOH = –6 mA VCCA–0.2 IOH = –100 µA 1.7 IOH = –18 mA VCCA–0.2 IOH = –100 µA 2.2 IOH = –24 mA 1.8±0.15 2.5±0.2 VOHA Max 2.3 to 3.6 3.0 to 3.6 1.2 1.5±0.1 1.2 to 1.6 1.8±0.15 1.2 to 1.95 2.5±0.2 1.2 to 2.7 Rev.2.00, Jan.07.2004, page 7 of 17 3.3±0.3 A port V IOH = –100 µA HD74ALVC165245A Electrical Characteristics (Cont) (Ta = –40 to 85°C) Item Symbol VCCB (V) VCCA (V) Min Max Unit Test Conditions Output voltage VOLB 1.2 1.4 to 3.6 0.2 V 0.3 IOL = 2 mA 1.65 to 3.6 0.2 IOL = 100 µA 0.3 IOL = 4 mA 0.2 IOL = 100 µA 0.3 IOL = 6 mA 1.5±0.1 1.8±0.15 2.5±0.2 VOLA 1.2 1.2 to 1.6 2.3 to 3.6 3.0 to 3.6 1.5±0.1 1.8±0.15 1.2 to 1.95 2.5±0.2 1.2 to 2.7 3.3±0.3 IOL = 100 µA 0.2 IOL = 100 µA 0.6 IOL = 18 mA 0.2 IOL = 100 µA 0.3 IOL = 4 mA 0.2 IOL = 100 µA 0.3 IOL = 6 mA 0.2 IOL = 100 µA 0.6 IOL = 18 mA 0.2 IOL = 100 µA 0.55 IOL = 24 mA Input current IIN 2.7 3.6 ±5.0 µA VI = GND or VCCB Control input Off state output current IOZ 2.7 3.6 ±10 µA VIN = VIH or VIL Output leak current IOFF 0 0 10 µA VIN, VOUT = 0 to 3.6 V Quiescent supply current ICCB 2.7 3.6 20 µA IO (B port) = 0, AIN = VCCA or GND ICCA 2.7 3.6 20 IO (A port) = 0, BIN = VCCB or GND ICCB 2.7 3.6 ±20 VCCB ≤ (VIN, VOUT) ≤ 3.6 V ICCA 2.7 3.6 ±20 VCCA ≤ (VIN, VOUT) ≤ 3.6 V ∆ICCB 2.7 3.6 750 µA B port or control input One input at VCCB–0.6 V Other input at VCCB or GND ∆ICCA 2.7 3.6 750 µA A port One input at VCCA–0.6 V Other input at VCCA or GND Increase in ICC per Input*1 Notes: For condition shown as Min or Max use the appropriate values under recommended operating conditions. 1. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND. Rev.2.00, Jan.07.2004, page 8 of 17 HD74ALVC165245A Capacitance (Ta = 25°C) Item Symbol VCCA (V) VCCB (V) Min Typ Max Unit Test Conditions Control Input capacitance CIN 3.3 2.5 4 pF VI = VCCB or GND Input / output capacitance CI/O 3.3 2.5 9 pF A port, VI = VCCA or GND, B port, VI = VCCB or GND Switching Characteristics (Ta = –40 to 85°C) • VCCB = 2.5±0.2 V, VCCA = 3.3±0.3 V Item Symbol Min Typ Max Unit Test conditions From(Input) To(Output) Propagation delay time tPLH 0.6 4.0 ns CL = 30 pF B A tPHL 0.6 4.0 tPLH 0.8 4.4 A B tPHL 0.8 4.4 tZH 0.6 4.0 OE A OE B OE A OE B Output enable time tZL 0.6 4.0 tZH 0.8 4.6 tZL 0.8 4.6 Output disable time tHZ 0.6 4.8 tLZ 0.6 4.8 tHZ 0.8 4.4 tLZ 0.8 4.4 Rev.2.00, Jan.07.2004, page 9 of 17 RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω HD74ALVC165245A Switching Characteristics (cont) (Ta = –40 to 85°C) • VCCB = 1.8±0.15 V, VCCA = 3.3±0.3 V Item Symbol Min Typ Max Unit Test conditions From(Input) To(Output) Propagation delay time tPLH 0.6 5.1 ns CL = 30 pF B A tPHL 0.6 5.1 tPLH 1.5 6.2 A B tPHL 1.5 6.2 tZH 0.6 5.1 OE A tZL 0.6 5.1 tZH 1.5 8.2 OE B tZL 1.5 8.2 Output disable time tHZ 0.6 5.6 OE A tLZ 0.6 5.6 tHZ 0.8 4.5 OE B tLZ 0.8 4.5 Output enable time RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω • VCCB = 1.5±0.1 V, VCCA = 3.3±0.3 V Item Symbol Min Typ Max Unit Test conditions From(Input) To(Output) Propagation delay time tPLH 5.5 ns CL = 30 pF B A A B OE A OE B OE A OE B 0.6 tPHL 0.6 5.5 tPLH 1.5 5.5 tPHL 1.5 5.5 tZH 0.6 6.0 tZL 0.6 6.0 tZH 1.5 10.0 tZL 1.5 10.0 Output disable time tHZ 0.6 6.0 Output enable time tLZ 0.6 6.0 tHZ 1.5 6.0 tLZ 1.5 6.0 Rev.2.00, Jan.07.2004, page 10 of 17 RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω HD74ALVC165245A Switching Characteristics (cont) (Ta = –40 to 85°C) • VCCB = 1.2 V, VCCA = 3.3±0.3 V Item Symbol Min Typ Max Unit Test conditions From(Input) To(Output) Propagation delay time tPLH 3.5 ns CL = 30 pF B A tPHL 3.5 tPLH 4.5 A B tPHL 4.5 tZH 5.5 OE A tZL 5.5 tZH 9.0 OE B tZL 9.0 Output disable time tHZ 4.5 OE A tLZ 4.5 tHZ 5.5 OE B tLZ 5.5 Output enable time RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω • VCCB = 1.8±0.15 V, VCCA = 2.5±0.2 V Item Symbol Min Typ Max Unit Test conditions From(Input) To(Output) Propagation delay time tPLH 5.5 ns CL = 30 pF B A A B OE A OE B OE A OE B 0.8 tPHL 0.8 5.5 tPLH 1.5 5.8 tPHL 1.5 5.8 tZH 0.8 5.3 tZL 0.8 5.3 tZH 1.5 8.3 tZL 1.5 8.3 Output disable time tHZ 0.8 5.2 Output enable time tLZ 0.8 5.2 tHZ 0.8 4.6 tLZ 0.8 4.6 Rev.2.00, Jan.07.2004, page 11 of 17 RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω HD74ALVC165245A Switching Characteristics (cont) (Ta = –40 to 85°C) • VCCB = 1.5±0.1 V, VCCA = 2.5±0.2 V Item Symbol Min Typ Max Unit Test conditions From(Input) To(Output) Propagation delay time tPLH 1.5 6.0 ns CL = 30 pF B A tPHL 1.5 6.0 tPLH 1.5 6.0 A B tPHL 1.5 6.0 tZH 0.8 7.0 OE A tZL 0.8 7.0 tZH 1.5 10.0 OE B tZL 1.5 10.0 Output disable time tHZ 1.5 6.0 OE A tLZ 1.5 6.0 tHZ 1.5 6.0 OE B tLZ 1.5 6.0 Typ Max Unit Test conditions From(Input) To(Output) 3.5 ns CL = 30 pF B A A B OE A OE B OE A OE B Output enable time RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω • VCCB = 1.2 V, VCCA = 2.5±0.2 V Item Symbol Min Propagation delay time tPLH tPHL 3.5 tPLH 4.5 tPHL 4.5 tZH 6.0 tZL 6.0 tZH 9.0 tZL 9.0 Output disable time tHZ 5.0 Output enable time tLZ 5.0 tHZ 5.5 tLZ 5.5 Rev.2.00, Jan.07.2004, page 12 of 17 RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω HD74ALVC165245A Switching Characteristics (cont) (Ta = –40 to 85°C) • VCCB = 1.5±0.1 V, VCCA = 1.8±0.15 V Item Symbol Min Typ Max Unit Test conditions From(Input) To(Output) ns CL = 30 pF B A A B OE A OE B OE A OE B tPLH 1.5 7.0 tPHL 1.5 7.0 tPLH 1.5 7.0 tPHL 1.5 7.0 tZH 1.5 8.0 tZL 1.5 8.0 tZH 1.5 10.0 tZL 1.5 10.0 Output disable time tHZ 1.5 7.0 tLZ 1.5 7.0 tHZ 1.5 6.0 tLZ 1.5 6.0 Typ Max Unit Test conditions From(Input) To(Output) ns CL = 30 pF B A A B OE A OE B OE A OE B Propagation delay time Output enable time RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω • VCCB = 1.2 V, VCCA = 1.8±0.15 V Item Symbol Min Propagation delay time tPLH 4.5 tPHL 4.5 tPLH 5.0 tPHL 5.0 tZH 6.5 Output enable time tZL 6.5 tZH 9.0 tZL 9.0 Output disable time tHZ 5.5 tLZ 5.5 tHZ 5.5 tLZ 5.5 Rev.2.00, Jan.07.2004, page 13 of 17 RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω HD74ALVC165245A Switching Characteristics (cont) (Ta = –40 to 85°C) • VCCB = 1.2 V, VCCA = 1.5±0.1 V Item Symbol Min Typ Max Unit Test conditions From(Input) To(Output) Propagation delay time tPLH 5.5 ns CL = 30 pF B A tPHL 5.5 tPLH 5.5 A B tPHL 5.5 tZH 7.5 OE A tZL 7.5 tZH 9.0 OE B tZL 9.0 Output disable time tHZ 6.5 OE A tLZ 6.5 tHZ 5.5 OE B tLZ 5.5 Output enable time RL = 500 Ω ns CL = 30 pF RL = 500 Ω ns CL = 30 pF RL = 500 Ω Operating Characteristics Item Symbol VCCA (V) VCCB (V) Min Typ Max Unit Test Conditions Power dissipation capacitance CPD 2.5 40 pF 3.3 f = 10 MHz CL = 0 Power-up considerations Level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems. 1. Connect ground before any supply voltage is applied. 2. Next, power up the control side of the device. (Power up of VCCB is first. Next power up is VCCA.) 3. Tie OE to VCCB with a pullup resistor so that it ramps with VCCB. 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with VCCB. Otherwise, DIR low is needed (B data to A bus), ramp it with GND. Rev.2.00, Jan.07.2004, page 14 of 17 HD74ALVC165245A Test Circuit See under table S1 500 Ω OPEN GND *1 500 Ω CL = 30 pF Load circuit for outputs Symbol VCCB = 2.5±0.2 V = 1.8±0.15 V = 1.5±0.1 V = 1.2 V VCCB = 1.8±0.15 V = 1.5±0.1 V = 1.2 V VCCA = 2.5±0.2 V VCCA = 3.3±0.3 V B/OE to A A/OE to B B/OE to A VCCB = 1.5±0.1 V = 1.2 V VCCA = 1.8±0.15 V A/OE to B B/OE to A VCCB = 1.2 V VCCA = 1.5±0.1 V A/OE to B B/OE to A A/OE to B t PLH / tPHL OPEN OPEN OPEN OPEN OPEN OPEN OPEN OPEN t ZH / t HZ GND GND GND GND GND GND GND GND t ZL / t LZ 6V 2 × VCCB 2 × VCCA 2 × VCCB 2 × VCCA 2 × VCCB 2 × VCCA 2 × VCCB Note: 1. CL includes probe and jig capacitance. Waveforms – 1 tf tr 90 % VM Input VIH 90 % VM 10 % 10 % t PLH GND t PHL V OH Output VM VM V OL Rev.2.00, Jan.07.2004, page 15 of 17 HD74ALVC165245A Waveforms – 2 tr tf 90 % VM Output Control VIH 90 % VM 10 % 10 % t ZL GND t LZ VOH VM Waveform – A VX t ZH V OL t HZ V OH VY Waveform – B VM GND Symbol VCC 3.3±0.3 V 2.5±0.2 V 1.8±0.15 V 1.5±0.1 V 1.2 V VIH 2.7 V VCC VCC VCC VCC VM 1.5 V 1/2 VCC 1/2 VCC 1/2 VCC 1/2 VCC VX VOL+0.3 V VOL+0.15 V VOL+0.15 V VOL+0.1 V VOL+0.1 V VY VOH−0.3 V VOH−0.15 V VOH−0.15 V VOH−0.1 V VOH−0.1 V Notes: 1. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10MHz, Zo = 50 Ω, tr ≤ 2.0 ns, tf ≤ 2.0 ns. 2. Waveform–A is for an output with internal conditions such that the output is low except when disabled by the output control. 3. Waveform–B is for an output with internal conditions such that the output is high except when disabled by the output control. 4. The output are measured one at a time with one transition per measurement. Rev.2.00, Jan.07.2004, page 16 of 17 HD74ALVC165245A Package Dimensions As of January, 2002 12.5 12.7 Max Unit: mm 25 6.10 48 1 *0.19 ± 0.05 0.50 24 0.08 M 1.0 8.10 ± 0.20 0.65 Max *Pd plating Rev.2.00, Jan.07.2004, page 17 of 17 0.10 ± 0.05 0.10 *0.15 ± 0.05 1.20 Max 0˚ – 8˚ 0.50 ± 0.1 Package Code JEDEC JEITA Mass (reference value) TTP–48DBV — — 0.20 g Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 © 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0