PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer Features Description ÎÎ4 differential outputs with 2 banks The PI6C49S1504 is a high performance fanout buffer devicewhich supports up to 1.5GHz frequency. The device also uses Pericom's proprietary input detection technique to make sure illegal input conditions will be detected and reflected by output states. This device is ideal for systems that need to distribute low jitter clock signals to multiple destinations. ÎÎUser configurable output signaling standard for each bank: LVDS or LVPECL or HCSL ÎÎLVCMOS reference output up to 200MHz ÎÎUp to 1.5GHz output frequency for differential outputs ÎÎUltra low additive phase jitter: < 0.03 ps (typ) (differential 156.25MHz, 12KHz to 20MHz integration range) Applications ÎÎSelectable reference inputs support either single-ended ÎÎNetworking systems including switches and Routers or differential or Xtal ÎÎHigh frequency backplane based computing and telecom ÎÎLow skew between outputs within banks (<40ps) platforms ÎÎLow delay from input to output (Tpd typ. < 1.5ns) ÎÎSeparate Input output supply voltage for level shifting ÎÎ2.5V / 3.3V power supply ÎÎIndustrial temperature support ÎÎTSSOP-28 package Pin Configuration (28-Pin TSSOP) Block Diagram OPMODEA[1:0] QA[0:1] 2 X1 X2 OSC OPMODEB[1:0] CLK0 nCLK0 QB[0:1] 2 CLK1 nCLK1 Ref_Out CLK_SEL[1:0] Sync_OE Sync Iref VEE/GND 1 28 NC 2 27 nQA0 CLK_SEL0 3 26 VDDO CLK_SEL1 4 25 OpModeA0 CLK0 5 24 OpModeA1 nCLK0 6 23 QA1 CLK1 7 22 nCLK1 8 21 nQA1 Ref_out Xtal_In 9 20 QB0 Xtal_Out 10 19 nQB0 Sync_OE 11 18 OpModeB1 IREF 12 17 OpModeB0 VDD 13 16 VDDO 14 15 QB1 nQB1 13-0025 1 QA0 PI6C49S1504 RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer Pinout Table Pin # Pin Name 1 VEE Power Negative power supply 2 NC - No Connect 3 CLK_SEL0 Input Clock input source selection pin 4 CLK_SEL1 Input Clock input source selection pin Input Differential clock input Input Differential clock input CLK0 5, 6 nCLK0 CLK1 7, 8 nCLK1 Type Description 9 XTAL_In Input Xtal input pin 10 XTAL_Out Output Xtal output pin 11 Sync_OE Input Synchronous output enable for Ref_Out, see Table 3 for functions 12 IREF Output External 475Ω resistor connection to set differential output current 13, 16, 26 VDD Power Power supply for core Output Differential output clock nQB1 14, 15 QB1 16, 26 VDDO Power Power supply for outputs 17 OpModeB0 Input Bank B output clock type selection pin 18 OpModeB1 Input Bank B output clock type selection pin Output Differential output clock Output Reference output clock Output Differential output clock nQB0 19, 20 QB0 21 Ref_Out nQA1 22, 23 QA1 24 OpModeA1 Input Bank A output clock type selection pin 25 OpModeA0 Input Bank A output clock type selection pin Output Differential output clock nQA0 27, 28 QA0 13-0025 2 PI6C49S1504 RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer Function Table Table 1: Input select function CLK_SEL [1] CLK_SEL [0] Function 0 0 XTAL is the selected input 0 1 CLK0 is the selected reference input 1 X CLK1 is the selected reference input Table 2: Output Mode select function OPMODEA/B [1] OPMODEA/B [0] Output Bank A / Bank B Mode 0 0 LVPECL 0 1 LVDS 1 0 HCSL 1 1 Hi-Z Table 3: Reference output enable function Sync_OE Ref_Out 0 Hi-Z 1 Output enabled 13-0025 3 PI6C49S1504 RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested) Storage temperature....................................................-55 to +150ºC Supply Voltage to Ground Potential (VDD)............. -0.5 to +4.6V Inputs (Referenced to GND)............................... -0.5 to Vcc+0.5V Clock Output (Referenced to GND).................. -0.5 to Vcc+0.5V Soldering Temperature (Max of 10 seconds).....................+260ºC Latch up...................................................................................200mA ESD Protection (Input)................................... 2000 V min (HBM) Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Power Supply Characteristics and Operating Conditions Symbol Parameter VDD Core Supply Voltage VDDO Output Supply Voltage IDD Core Power Supply Current Output Power Supply Current IDDO Test Condition Typ. Max. Units 2.375 3.465 V 2.375 3.465 V 70 All LVPECL outputs unloaded 60 All LVDS outputs loaded 70 All HCSL outputs unloaded 45 Ambient Operating Temperature TA Min. -40 mA 85 °C Max. Units 150 uA DC Electrical Specifications - Differential Inputs Symbol Parameter IIH Input High current Input = VDD IIL Input Low current Input = GND CIN Input capacitance VIH Input high voltage VIL Input low voltage -0.3 VID Input Differential Amplitude PK-PK 0.15 1.3 mV VCM Common model input voltage GND + 0.5 VDD -0.85 V 13-0025 Min. Typ. -150 uA 3 pF VDD+0.3 4 V V PI6C49S1504 RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer DC Electrical Specifications - LVCMOS Inputs Symbol Parameter Conditions Min. Typ. Max. Units IIH Input High current Input = VDD 150 uA IIL Input Low current Input = GND -150 VIH Input high voltage VDD =3.3V 2.0 VDD+0.3 V VIL Input low voltage VDD =3.3V -0.3 0.8 V VIH Input high voltage VDD =2.5V 1.7 VDD+0.3 V VIL Input low voltage VDD =2.5V -0.3 0.7 V uA DC Electrical Specifications- LVPECL Outputs Parameter Description Output High voltage VOH Conditions Min. Typ. Max. VDD =3.3V 2.1 2.6 VDD =2.5V 1.3 1.6 VDD =3.3V 1.2 1.8 VDD =2.5V 0.4 0.8 V V Output Low voltage VOL Units DC Electrical Specifications- LVDS Outputs Parameter Description VOD Differential Output Voltage 0.35 Vocm Output commode voltage 1.1 DVOcm Change in Vocm between completely output states Ro Output impedance 13-0025 Conditions Min. Typ. 1.2 85 5 PI6C49S1504 Max. Units 0.55 V 1.3 V 50 mV 140 W RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer DC Electrical Specifications- HCSL Outputs Parameter Description VOH Output High voltage VOL Output Low voltage Conditions Min. Typ. Max. Units 520 900 mV 0 150 mV AC Electrical Specifications – Differential Outputs Parameter Description FOUT Clock output frequency Tr Output rise time Output fall time Tf Output duty cycle TODC Output swing Single-ended VPP Conditions Min. Typ. Max. LVPECL, LVDS 1500 HCSL 250 Units MHz From 20% to 80%, LVPECL, LVDS 120 150 300 ps From 20% to 80%, HCSL 350 460 650 ps From 80% to 20%, LVPECL, LVDS 120 150 300 ps From 80% to 20%, HCSL 350 460 650 ps Frequency<650MHz, LVPECL 48 52 % Frequency<650MHz, LVDS 47 53 % LVPECL outputs 400 mV LVDS outputs, <650MHz 250 mV HCSL outputs 480 mV Tj Buffer additive jitter RMS 0.03 VCROSS Absolute crossing voltage HCSL DVCROSS Total variation of crossing voltage HCSL TSK Output Skew 10 outputs devices, outputs in same tank, with same load, at DUT. TPD Propagation Delay TOD Valid to HiZ 200 ns TOE HiZ to valid 200 ns 160 ps 460 mV 140 mV 40 ps 1500 ps Notes: 1. This parameter is guaranteed by design 13-0025 6 PI6C49S1504 RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer Output Skew Propagation Delay Output Skew TSK Propagation Delay TPD VOH CLK/nCLK CLK/ nCLK TPLH TPHL QA/QB VOH TPLHx TPHLx QAn/QBn TSK TSK TF QAn+1/QBn+1 VOH VOL TPLHy TSK = TPLH2 - TPLH1 or TSK = TPHL2 - TPHL1 VOH VOL VOL TR VOL TPHLy TSK = TPLHy - TPLHx or TSK = TPHLy - TPHLx Part to Part Skew Part-to-Part Skew VOH CLK/nCLK TPLH1 TPHL1 Part1 QA/QB VOL VOH VOL TSK TSK Part2 QA/QB VOH VOL TPLH2 TPHL2 TSK = TPLH2 - TPLH1 or TSK = TPHL2 - TPHL1 13-0025 7 PI6C49S1504 RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer Configuration Test Load Board Termination for HCSL Outputs Rs 33Ω 5% DUT Clock TLA Rs 33Ω 5% Clock# TLB 475Ω 1% Rp 49.9Ω 1% 2pF 5% 2pF 5% Rp 49.9Ω 1% Configuration Test Load Board Termination for LVPECL/ LVDS Outputs LVPECL/LVDS Buffer VDDQx Z o = 50Ω L = 0 ~ 10 in. 100Ω Z o = 50Ω 150*Ω 150*Ω * remove for LVDS 13-0025 8 PI6C49S1504 RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer Configuration Test Load Board Termination for LVCMOS Outputs 3.3V ±5% VDD VDDO 15pF GND 13-0025 9 PI6C49S1504 RevA04/01/13 PI6C49S1504 High Performance Selectable 1:4 Differential Fanout Buffer Packaging Mechanical: 28-Pin TSSOP (L) DATE: 05/03/12 DESCRIPTION: 28 pin, 173mil wide, TSSOP Notes: 1. Refer JEDEC: MO-153F/AE 2. Controlling dimensions in millimeters 3. Package outline exclusive of mold flash and metal burr PACKAGE CODE: L DOCUMENT CONTROL #: PD-1313 REVISION: E 12-0375 Ordering Code Package Code Package Type Operating Temperature PI6C49S1504LIE L Pb-free & Green, 28-pin TSSOP -40 °C to 85 °C Notes: 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ 2. “E” denotes Pb-free and Green 3. Adding an “X” at the end of the ordering code denotes tape and Reel packaging 13-0025 10 PI6C49S1504 RevA04/01/13