INTEGRATED CIRCUITS DATA SHEET TDA8787A 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras Product specification Supersedes data of 2000 Oct 12 File under Integrated Circuits, IC02 2000 Nov 14 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A FEATURES APPLICATIONS • Correlated Double Sampling (CDS), Programmable Gain Amplifier (PGA), 10-bit Analog-to-Digital Converter (ADC) and reference regulator included • Low-power, low-voltage CCD camera systems. GENERAL DESCRIPTION • Fully programmable via a 3-wire serial interface The TDA8787A is a 10-bit analog-to-digital interface for CCD cameras. The device includes a correlated double sampling circuit, a PGA, clamp loops and a low-power 10-bit ADC, together with its reference voltage regulator. • Sampling frequency up to 25 MHz; (TDA8787AHL = 18 MHz; TDA8787AHL/S1 = 25 MHz) • PGA gain range of 36 dB (in steps of 0.1 dB) • Low power consumption of only 170 mW at 2.7 V The PGA gain and the ADC input clamp level are controlled via the serial interface. • Power consumption in standby mode of 4.5 mW (typical value) An additional DAC is provided for additional system controls. Its output voltage range is 1.0 V peak-to-peak which is available at pin OFDOUT. • 3.0 V operation; 2.5 to 3.6 V operation for the digital outputs • Active control pulses polarity selectable via serial interface • 8-bit DAC included for analog settings • TTL compatible inputs, CMOS compatible outputs. ORDERING INFORMATION PACKAGE TYPE NUMBER NAME TDA8787AHL LQFP48 TDA8787AHL/S1 LQFP48 2000 Nov 14 DESCRIPTION plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm 2 VERSION PIXEL FREQUENCY SOT313-2 18 MHz SOT313-2 25 MHz Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT VCCA analog supply voltage 2.7 3.0 3.6 V VCCD digital supply voltage 2.7 3.0 3.6 V VCCO digital outputs stages supply voltage 2.5 2.6 3.6 V ICCA analog supply current all clamps active; fpix = 18 MHz − 50 60 mA ICCD digital supply current fpix = 18 MHz − 13 17 mA ICCO digital outputs supply current fpix = 18 MHz; CL = 20 pF; input ramp response time is 800 µs − 1 2 mA ADCres ADC resolution Vi(CDS)(p-p) CDS input amplitude (video signal) (peak-to-peak value) − 10 − bits VCC = 2.85 V 650 − − mV VCC ≥ 3.0 V 800 − − mV fpix(max) maximum pixel frequency 25 − − MHz fpix(min) minimum pixel frequency 2 − − MHz DRPGA PGA dynamic range − 36 − dB Ntot(rms) total noise (RMS value) at CDS input to ADC output PGA code = 0; see Fig.8 − 0.15 − LSB Vn(i)(eq)(rms) equivalent input noise voltage (RMS value) PGA code = 383 − 70 − µV Ptot total power consumption VCCA = VCCD = VCCO = 3 V − 190 − mW VCCA = VCCD = VCCO = 2.7 V − 170 − mW 2000 Nov 14 3 This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... 48 1 DGND3 VCCA2 2 18 AGND2 CLPOB CLPDM 17 13 AGND5 12 CLK BLK 43 40 11 OE 37 20 19 CDS CLOCK GENERATOR 39 38 26 CPCDS1 7 CLAMP CPCDS2 VCCA3 AGND3 IN TDA8787AHL 36 8 35 42 34 41 CORRELATED DOUBLE SAMPLING 4 33 10-bit ADC PGA 32 SHIFT BLANKING SHIFTER LATCH OUTPUT BUFFER 31 30 29 4 28 27 VCCA1 AGND1 input clamp 6 DAC Vref 5 9-BIT REGISTER 7-BIT REGISTER 8-BIT REGISTER SERIAL INTERFACE 25 DGND1 VCCD1 DGND2 VCCD2 OGND D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Philips Semiconductors 47 VCCD3 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras SHD BLOCK DIAGRAM dbook, full pagewidth 2000 Nov 14 SHP VCCO OFD DAC OFDOUT 9 14 15 16 3 45 46 OPGA OPGAC 23 22 21 REGULATOR 24 44 DCLPC 10 FCE330 TEST1 TEST2 TEST3 AGND4 SCLK SDATA VSYNC STDBY Product specification TDA8787A Fig.1 Block diagram. SEN Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A PINNING SYMBOL PIN DESCRIPTION VCCD3 1 digital supply voltage 3 DGND3 2 digital ground 3 AGND4 3 analog ground 4 IN 4 input signal from CCD AGND1 5 analog ground 1 VCCA1 6 analog supply voltage 1 CPCDS1 7 clamp storage capacitor 1 CPCDS2 8 clamp storage capacitor 2 OFDOUT 9 analog output of the additional 8-bit control DAC STDBY 10 standby mode control input (LOW: TDA8787A active; HIGH: TDA8787A standby) BLK 11 blanking control input CLPDM 12 clamp pulse input at dummy pixel (should be connected to ground) CLPOB 13 clamp pulse input for optical black TEST1 14 test pin input 1 (should be connected to AGND2) TEST2 15 test pin input 2 (should be connected to AGND2) TEST3 16 test pin input 3 (should be connected to AGND2) AGND2 17 analog ground 2 VCCA2 18 analog supply voltage 2 VCCD1 19 digital supply voltage 1 DGND1 20 digital ground 1 SDATA 21 serial data input for serial interface control SCLK 22 serial clock input for serial interface control SEN 23 strobe pin for serial interface control VSYNC 24 vertical sync pulse input VCCO 25 output stages supply voltage OGND 26 digital output ground D0 27 ADC digital output 0 (LSB) D1 28 ADC digital output 1 D2 29 ADC digital output 2 D3 30 ADC digital output 3 D4 31 ADC digital output 4 D5 32 ADC digital output 5 D6 33 ADC digital output 6 D7 34 ADC digital output 7 D8 35 ADC digital output 8 D9 36 ADC digital output 9 (MSB) OE 37 output enable control input (LOW: outputs active; HIGH: outputs in high impedance) VCCD2 38 digital supply 2 DGND2 39 digital ground 2 CLK 40 data clock input 2000 Nov 14 5 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras 41 analog ground 3 PGA output (test pin) 46 PGA complementary output (test pin) SHP 47 preset sample-and-hold pulse input SHD 48 data sample-and-hold pulse input 40 CLK 45 OPGAC 41 AGND3 OPGA 42 VCCA3 regulator decoupling pin 43 AGND5 44 44 DCLPC DCLPC 45 OPGA analog ground 5 46 OPGAC analog supply 3 43 47 SHP 42 48 SHD VCCA3 AGND5 VCCD3 1 36 D9 DGND3 2 35 D8 AGND4 3 34 D7 IN 4 33 D6 AGND1 5 32 D5 VCCA1 6 CPCDS1 7 30 D3 CPCDS2 8 29 D2 OFDOUT 9 28 D1 STDBY 10 27 D0 31 D4 TDA8787AHL 6 VSYNC 24 SEN 23 SDATA 21 DGND1 20 VCCD1 19 VCCA2 18 AGND2 17 TEST2 15 TEST3 16 TEST1 14 26 OGND 25 VCCO CLPOB 13 BLK 11 CLPDM 12 Fig.2 Pin configuration. 2000 Nov 14 37 OE AGND3 38 VCCD2 DESCRIPTION 39 DGND2 PIN SCLK 22 SYMBOL TDA8787A FCE331 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 60134). SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT VCCA analog supply voltage note 1 −0.3 +5.0 V VCCD digital supply voltage note 1 −0.3 +5.0 V VCCO output stages supply voltage note 1 −0.3 +5.0 V ∆VCC supply voltage difference between VCCA and VCCD −0.5 +0.5 V between VCCA and VCCO −0.5 +1.2 V −0.5 +1.2 V −0.3 +5.0 V data output current − ±10 mA Tstg storage temperature −55 +150 °C Tamb ambient temperature −20 +75 °C Tj junction temperature − 150 °C between VCCD and VCCO Vi input voltage Io referenced to AGND Note 1. The supply voltages VCCA, VCCD and VCCO may have any value between −0.3 and +5.0 V provided that the supply voltage difference ∆VCC remains as indicated. HANDLING Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits. THERMAL CHARACTERISTICS SYMBOL Rth(j-a) 2000 Nov 14 PARAMETER CONDITIONS thermal resistance from junction to ambient in free air 7 VALUE UNIT 76 K/W Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A CHARACTERISTICS VCCA = VCCD = 3.0 V; VCCO = 2.6 V; fpix = 18 MHz; Tamb = −20 to +75°C; unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT Supplies VCCA analog supply voltage 2.7 VCCD digital supply voltage 2.7 3.0 3.6 V VCCO digital outputs stages supply voltage 2.5 2.6 3.6 V ICCA analog supply current − 50 60 mA ICCD digital supply current − 13 17 mA ICCO digital outputs supply current CL = 20 pF on all data outputs; − input ramp response time is 800 µs 1 2 mA Ptot total power consumption VCCA = VCCD = VCCO = 3 V − 190 − mW VCCA = VCCD = VCCO = 2.7 V − 170 − mW all clamps active 3.0 3.6 V Digital inputs INPUTS: PINS STDBY, CLPDM, CLPOB, SCLK, SDATA, SEN, VSYNC, OE, CLK AND BLK VIL LOW-level input voltage 0 − 0.6 V VIH HIGH-level input voltage 2.2 − 5.0 V Ii input current −2 − +2 µA 0 − 0.6 V 0 ≤ Vi ≤ VCCD INPUTS: PINS SHP AND SHD VIL LOW-level input voltage VIH HIGH-level input voltage Ii input current 2.2 − 5.0 V −10 − +10 µA 12 − − pixels 1.5 2.7 3.5 mS − 0.27 − PGA input code = 0 − ±20 − µA PGA input code = 383 − ±0.60 − µA 0 ≤ Vi ≤ VCCD Clamps GLOBAL CHARACTERISTICS OF THE CLAMP LOOPS tW(clamp) clamp active pulse width in numbers of pixels PGA input code = 255 for maximum 4 LSB error INPUT CLAMP: PIN CLPDM gm(CDS) CDS input clamp transconductance OPTICAL BLACK CLAMP: PIN CLPOB Gshift gain from CPCDS1 and 2 to PGA inputs ILSB(cp) charge pump current for ±1 LSB error at ADC output 2000 Nov 14 8 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras SYMBOL PARAMETER TDA8787A CONDITIONS MIN. TYP. MAX. UNIT Correlated Double Sampling (CDS) (pin IN) Vi(CDS)(p-p) CDS input amplitude (video signal) (peak-to-peak value) Vi(rst)(max) maximum CDS input reset pulse amplitude Ii input current Ci input capacitance tCDS(min) CDS control pulses minimum active time VCC = 2.85 V 650 − − mV VCC ≥ 3.0 V 800 − − mV 500 − − mV −1 − +1 µA − 2 − pF fpix = 18 MHz (TDA8787AHL) 11 15 − ns fpix = 25 MHz (TDA8787AHL/S1) 9 11 − ns at floating gate level Vi(CDS)(p-p) = 800 mV; black-to-white transition in 1 pixel (±2 LSB typical); Tamb = 25 °C; note 1 th(IN-SHP) hold time SHP to IN Tamb = 25 °C; see Figs 3 and 4 − 1 2 ns th(IN-SHD) hold time SHD to IN Tamb = 25 °C; see Figs 3 and 4 − 1 2 ns Amplifier DRPGA PGA dynamic range − 36 − dB ∆GPGA PGA gain step −0.3 − +0.3 dB Analog-to-Digital Converter (ADC) LE(i) integral non-linearity error fpix = 18 MHz; ramp input − ±1.3 ±2.5 LSB LE(d) differential non-linearity error fpix = 18 MHz; ramp input − ±0.5 ±0.9 LSB Total chain characteristics (CDS, PGA and ADC) fpix(max) maximum pixel frequency 25 − − MHz fpix(min) minimum pixel frequency 2 − − MHz tCLKH clock HIGH time 15 − − ns tCLKL clock LOW time 15 − − ns td(SHD-CLK) time delay SHD to CLK 10 − − ns tsu(BLK-CLK) set-up time of BLK compared to CLK 10 − − ns Vi(IN) video input dynamic signal PGA input code = 0 for ADC full-scale output PGA input code = 383 800 − − mV 12.7 − − mV − 0.15 − LSB − 0.8 − LSB PGA input code = 383 − 70 − µV PGA input code = 0 − 120 − µV Ntot(rms) Vn(i)(eq)(rms) 2000 Nov 14 see Fig.3 total noise from CDS input see Fig.8 to ADC output PGA input code = 0 (RMS value) PGA input code = 96 equivalent input noise voltage (RMS value) 9 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras SYMBOL PARAMETER TDA8787A CONDITIONS MIN. TYP. MAX. UNIT −80 − +80 mV RL = 1 MΩ VOFDOUT(p-p) additional 8-bit control DAC (OFD) output voltage (peak-to-peak value) − 1.0 − V VOFDOUT OFD input code 0 − AGND − V OFD input code 255 − AGND + 1.0 − V − 250 − − 2000 − Ω − − 100 µA OCCD(max) maximum offset between CCD floating level and CCD dark pixel level Digital-to-Analog Converter (OFDOUT DAC) DC output voltage TCOFD OFD output range temperature coefficient ZOFDOUT OFD output impedance IOFDOUT OFD output drive current static ppm/°C Digital outputs (fpix = 18 MHz; CL = 10 pF); see Figs 3 and 4 VOH HIGH-level output voltage IOH = −1 mA VCCO − 0.5 − VOL LOW-level output voltage IOL = 1 mA 0 − 0.5 V IOZ OFF-state output current 0.5 V < VOZ < VCCO −20 − +20 µA th(o) output hold time 9 − − ns td(o) output delay time VCCO = 3.0 V − 17 23 ns VCCO = 2.7 V − 19 25 ns − − 22 pF 5 − − MHz CL load capacitance VCCO V Serial interface fSCLK(max) maximum frequency pin SCLK Note 1. Depending on application environments and especially in case of high gain operation and digital supply with jitter, it is preferable to apply 12 ns or higher CDS pulses. 2000 Nov 14 10 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A handbook, full pagewidth IN N+1 N N+2 N+3 t CDS(min) 2.2 V SHP 0.6 V 0.6 V t h(IN-SHP) t CDS(min) 2.2 V SHD 0.6 V 0.6 V 0.6 V t h(IN-SHD) t CLKH 2.2 V CLK 0.6 V 0.6 V t d(SHD-CLK) 50% DATA N−1 N t h(o) t d(o) 2.2 V FCE337 BLK 0.6 V t su(BLK-CLK) Fig.3 Pixel frequency timing diagram with active HIGH-level polarities. 2000 Nov 14 11 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A handbook, full pagewidth IN N+1 N N+2 N+3 2.2 V SHP 0.6 V 0.6 V t CDS(min) t h(IN-SHP) 2.2 V 2.2 V SHD 0.6 V 0.6 V t h(IN-SHD) t CDS(min) 2.2 V 2.2 V CLK 0.6 V t CLKL t d(SHD-CLK) 50% DATA N−1 N t h(o) t d(o) 2.2 V FCE328 BLK 0.6 V t su(BLK-CLK) Fig.4 Pixel frequency timing diagram with active LOW-level polarities. 2000 Nov 14 12 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A FCE332 handbook, full pagewidth 1.0 VOFDOUT (V) 0 255 0 OFD control DAC input code Fig.5 DAC output voltage output as a function of DAC input code. 4 pixels(1) handbook, full pagewidth CLPOB WINDOW PGA output VIDEO OPTICAL BLACK HORIZONTAL FLYBACK DUMMY VIDEO CLPOB (active HIGH) BLK (active HIGH) BLK window FCE333 (1) In case the number of clamp pixels is limited to 18 × (tW(clamp)); otherwise this timing interval can be smaller. Fig.6 Line frequency timing diagram. 2000 Nov 14 13 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A FCE327 42 Total gain (dB) 36 30 24 18 12 6 0 0 64 128 192 256 320 383 PGA input code ADC input range is 1 Vpp. Fig.7 Total gain as a function of PGA input code. FCE329 6 handbook, halfpage Ntot(rms) (LSB) 5 4 3 2 1 0 0 64 128 192 256 320 383 PGA input code Noise measurement at ADC outputs; coupling capacitor at input is grounded, so only noise contribution of the front-end is evaluated. Front-end works at 18 Mpixels with line of 1024 pixels whose first 40 are used to run CLPOB and the last 40 for CLPDM. Data at the ADC outputs are measured during the other pixels. As a result of this, the standard deviation of the codes statistic is computed, resulting in the noise. Fig.8 Typical total noise performance as a function of PGA gain. 2000 Nov 14 14 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras handbook, full pagewidth SDATA TDA8787A SHIFT REGISTER SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 SD8 SD9 A0 A1 SCLK LSB MSB 10 LATCH SELECTION SEN 9 8 OFDOUT DAC LATCHES 7 PGA GAIN LATCHES ADC CLAMP LATCHES 6 CONTROL PULSE POLARITY LATCHES VSYNC FLIP-FLOP FLIP-FLOP FLIP-FLOP PGA control 8-bit DAC ADC clamp control control pulses polarity settings FCE334 Fig.9 Serial interface block diagram. t su2 handbook, full pagewidth t hd4 MSB SDATA A1 A0 SD9 SD8 SD7 SD6 LSB SD5 SD4 SD3 SD2 SD1 SD0 SCLK SEN t su1 t su3 t hd3 FCE335 tsu1 = tsu2 = tsu3 = 10 ns (minimum); thd3 = thd4 = 10 ns (minimum). Fig.10 Loading sequence of control input data via the serial interface. 2000 Nov 14 15 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras Table 1 TDA8787A Serial interface programming; see Figs 9 and 10 ADDRESS BITS DATA BITS SD9 TO SD0 A1 A0 0 0 PGA gain control (bits SD8 to SD0); bit SD9 should be set to logic 0 0 1 DAC OFDOUT output control (bits SD7 to SD0); bits SD8 and SD9 should be set to logic 0 1 0 ADC clamp reference control (SD6 to SD0); from code 0 to 127; bits SD7, SD8 and SD9 should be set to logic 0 1 1 control pulses polarity settings (pins SHP, SHD, CLPDM, CLPOB, BLK and CLK) Table 2 Polarity settings SYMBOL PIN SERIAL CONTROL BIT(1) ACTIVE EDGE OR LEVEL SHP and SHD 47 and 48 SD0 1 = HIGH; 0 = LOW 40 SD1 1 = HIGH; 0 = LOW CLPDM 12 (connected to ground) SD2 always 0 = LOW CLPOB 13 SD3 1 = HIGH; 0 = LOW BLK 11 SD5 1 = HIGH; 0 = LOW VSYNC 24 SD6 0 = rising; 1 = falling CLK Note 1. Bit SD4 is not used. Table 3 Standby mode selection; pin STDBY STDBY ADC DIGITAL OUTPUTS; PINS D9 TO D0 ICCA + ICCO + ICCD (typical) 1 logic state LOW 1.5 mA 0 active 64 mA Table 4 Output enable (OE) pin 37 OE ADC DIGITAL OUTPUTS; PINS D9 TO D0 0 active, binary 1 high impedance 2000 Nov 14 16 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras APPLICATION INFORMATION In order to minimize the noise due to package and die parasitics in a two-ground system, the following measures must be implemented: Power and grounding recommendations When designing a printed-circuit board for applications such as PC cameras, surveillance cameras, camcorders and digital still cameras, care should be taken to minimize the noise. • All the analog and digital supply pins must be decoupled to the analog ground plane. Only the ground pin associated with the digital outputs must be connected to the digital ground plane. All the other ground pins should be connected to the analog ground plane. The analog and digital ground planes must be connected together at one point as close as possible to the ground pin associated with the digital outputs. For the front-end integrated circuit, the basic rules of printed-circuit board design and implementation of analog components (such as additional operational amplifiers) must be respected, particularly with respect to power and ground connections. • The digital output pins and their associated lines should be shielded by the digital ground plane which can then be used as a return path for digital signals. The following additional recommendation is given for the CDS input pin(s) which is /are internally connected to the programmable gain amplifier. The connections between the CCD interface and CDS input should be as short as possible and a ground ring protection around these connections can be beneficial. Separate analog and digital supplies provide the best solution. If this is not possible to do this on the board then the analog supply pins must be decoupled effectively from the digital supply pins. If the same power supply and ground are used for all the pins then the decoupling capacitors must be placed as close as possible to the IC package. 2000 Nov 14 TDA8787A 17 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A Application diagram VCCA handbook, full pagewidth VCCD 100 nF 100 nF 1 µF OE VCCD2 CLK DGND2 AGND3 VCCA3 AGND5 OPGA DCLPC SHD 1 µF SHP CCD (2) VCCD (2) OPGAC (2) 48 47 46 45 44 43 42 41 40 39 38 37 VCCD VCCD3 1 µF DGND3 AGND4 IN VCCA 100 nF AGND1 VCCA1 CPCDS1 1 µF CPCDS2 OFDOUT 1 µF STDBY BLK CLPDM 1 36 2 35 3 34 4 33 5 32 6 31 TDA8787AHL 7 30 8 29 9 28 10 27 11 26 12 25 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 OGND VCCO 100 nF VSYNC SEN SCLK SDATA DGND1 VCCD1 VCCA2 TEST3 AGND2 TEST2 TEST1 VCCD CLPOB 13 14 15 16 17 18 19 20 21 22 23 24 VCCD (1) serial interface 100 nF 100 nF VCCA VCCD FCE336 (1) Pins SEN and VSYNC should be interconnected when no vertical synchronization signal is available, while control pin VSYNC should be programmed by serial interface as LOW-level active. (2) The timing of the signals on pins IN, SHD and SHP has to comply with the hold times th(IN-SHP) and th(IN-SHD) (see Fig.3). Fig.11 Application diagram. 2000 Nov 14 18 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A PACKAGE OUTLINE LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm SOT313-2 c y X 36 25 A 37 24 ZE e E HE A A2 (A 3) A1 w M pin 1 index θ bp Lp L 13 48 detail X 12 1 ZD e v M A w M bp D B HD v M B 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e HD HE L Lp v w y mm 1.60 0.20 0.05 1.45 1.35 0.25 0.27 0.17 0.18 0.12 7.1 6.9 7.1 6.9 0.5 9.15 8.85 9.15 8.85 1.0 0.75 0.45 0.2 0.12 0.1 Z D (1) Z E (1) θ 0.95 0.55 7 0o 0.95 0.55 o Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. REFERENCES OUTLINE VERSION IEC JEDEC SOT313-2 136E05 MS-026 2000 Nov 14 EIAJ EUROPEAN PROJECTION ISSUE DATE 99-12-27 00-01-19 19 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras SOLDERING TDA8787A If wave soldering is used the following conditions must be observed for optimal results: Introduction to soldering surface mount packages • Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our “Data Handbook IC26; Integrated Circuit Packages” (document order number 9398 652 90011). • For packages with leads on two sides and a pitch (e): – larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board; There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used. – smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board. Reflow soldering The footprint must incorporate solder thieves at the downstream end. Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. • For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners. Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C. Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. Wave soldering Manual soldering Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. To overcome these problems the double-wave soldering method was specifically developed. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C. 2000 Nov 14 20 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A Suitability of surface mount IC packages for wave and reflow soldering methods SOLDERING METHOD PACKAGE REFLOW(1) WAVE BGA, SQFP not suitable HLQFP, HSQFP, HSOP, HTSSOP, SMS not PLCC(3), SO, SOJ LQFP, QFP, TQFP SSOP, TSSOP, VSO suitable suitable(2) suitable suitable suitable not recommended(3)(4) suitable not recommended(5) suitable Notes 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the “Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”. 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version). 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners. 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm. 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 2000 Nov 14 21 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras TDA8787A DATA SHEET STATUS DATA SHEET STATUS PRODUCT STATUS DEFINITIONS (1) Objective specification Development This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. Preliminary specification Qualification This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Product specification Production This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Note 1. Please consult the most recently issued data sheet before initiating or completing a design. DEFINITIONS DISCLAIMERS Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. 2000 Nov 14 22 Philips Semiconductors Product specification 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras NOTES 2000 Nov 14 23 TDA8787A Philips Semiconductors – a worldwide company Argentina: see South America Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838, Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087 Middle East: see Italy Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001 Portugal: see Spain Romania: see Italy Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 5F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2451, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 60/14 MOO 11, Bangna Trad Road KM. 3, Bagna, BANGKOK 10260, Tel. +66 2 361 7910, Fax. +66 2 398 3447 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Uruguay: see South America Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 3341 299, Fax.+381 11 3342 553 For all other countries apply to: Philips Semiconductors, Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825 Internet: http://www.semiconductors.philips.com SCA 70 © Philips Electronics N.V. 2000 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Printed in The Netherlands 753504/03/pp24 Date of release: 2000 Nov 14 Document order number: 9397 750 07755