TA1304F/N TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC TA1304F,TA1304N TV-SOUND PROCESSOR FEATURES Sound processor l 2 ch inputs (L-ch, R-ch) l 3 ch outputs (L-ch, R-ch, W-ch) l Volume, balance, treble, bass and woofer level control l Built-in woofer low-pass filter l Input matrix circuit l ALS (Automatic Level Suppressor) circuit I / O port circuit l 2 ch input ports l 2 ch output ports Weight: SSOP24-P-300-1.00: 0.33 g (Typ.) SDIP24-P-300-1.78: 1.22 g (Typ.) 000707EBA1 · TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the “Handling Guide for Semiconductor Devices,” or “TOSHIBA Semiconductor Reliability Handbook” etc.. · The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury (“Unintended Usage”). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer’s own risk. · The products described in this document are subject to the foreign exchange and foreign trade laws. · The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. · The information contained herein is subject to change without notice. 2001-02-16 1/31 TA1304F/N BLOCK DIAGRAM 2001-02-16 2/31 TA1304F/N TERMINAL FUNCTION PIN No. NAME FUNCTION INTERFACE CIRCUIT These are logical input terminals. Threshold voltage is 2.3 V. The input level of these2terminals are read by MCU through I C bus lines. 1 Port 1 2 Port 2 3 Port 3 A open collector type output2 controlled by MPU through I C bus lines. Maximum sink current is 1 mA. 4 Port 4 A emitter follower type output 2 controlled by MPU through I C bus lines. This terminal can 3 level output, 0 V, 2.5 V and 5 V. Maximum souce current is 2 mA, and maximum sink current is 250 µA. 5 Offset cancelling filter DC offset cancelling filter for Woofer channel. Connect a capacitor (10 µF) between this terminal and GND. 6 L-ch input 8 R-ch input Audio input terminals. 2001-02-16 3/31 TA1304F/N PIN No. NAME FUNCTION 7 GND GND terminal. 9 Bias filter Filter for noise rejection of the bias. Connect a capacitor (4.7 µF) between this terminal and GND. 10 Bass LPF (R) 15 Bass LPF (L) 11 Treble HPF (R) 14 Treble HPF (L) 13 W-ch output 12 R-ch output 16 L-ch output INTERFACE CIRCUIT ― LPFs for bass control circuits. Connect capacitors (0.027 µF) between each terminals and GND. HPFs for bass control circuits. Connect capacitors (8200 pF) between each terminals and GND. Audio output terminals. Bass boost function, addition woofer channel signal to main channel signals, is available. Using ALS (Automatic Level Suppressor), it can reduce distortion in large signal input condition. 2001-02-16 4/31 TA1304F/N PIN No. NAME 17 Woofer LPF 1 18 Woofer LPF 2 19 Woofer LPF 3 20 VCC VCC terminal. Recommended operation voltage is 9 V ± 10%. 21 Volume filter Smoothing filter for volume control. Connect a capacitor (0.01 µF) between this terminal and GND. 22 Woofer level filter Smoothing filter for volume control. Connect a capacitor (3.3 µF) between this terminal and GND. This filter is also for ALS control. 23 SCL SCL terminal. FUNCTION INTERFACE CIRCUIT LPF for woofer. Connect a capacitor (0.033 µF) between terminal 17 and GND. Connect a capacitor (0.047 µF) terminal 18 and GND. Connect a capacitor (0.022 µF) terminal 19 and GND. ― 2001-02-16 5/31 TA1304F/N PIN No. 24 NAME SDA FUNCTION INTERFACE CIRCUIT SDA terminal. 2001-02-16 6/31 TA1304F/N 2 I C BUS CONTROL DATA TABLE l Slave address : 80 (h) / Write mode 81 (h) / Read mode l Write mode address map SUB ADDRESS MSB b6 b5 b4 b3 b2 b1 LSB DEFAULT DATA 00 Bass label (Effective data range : 0E (h) ~72 (h)) 40 (h) (Bass : Center) 01 Treble level (Effective data range : 0E (h) ~72 (h)) 40 (h) (Treble : Center) 02 Volume (Effective data range : 00 (h) ~72 (h)) 00 (h) (Volume : Min.) 03 TEST SW “0” : Normal “1” : Test ALS SW “0” : Off “1” : On ALS start point “00” : 180 mV “01” : 310 mV “10” : 430 mV “11” : 630 mV Input att “0” : 0 dB “1” : −5 dB Input matrix “00” : Normal “01” : R-ch “10” : L-ch “11” : Reverce 00 (h) (TEST SW : Normal ALS SW : Off ALS strat point : 150 mV input att : 0 dB Input matrix : Normal) 04 Woofer level (Effective data range : 00 (h) ~72 (h)) 00 (h) (Woofer level : min.) 05 Balance (Effective data range : 00 (h) ~7F (h)) 40 (h) (Balance : Center) Port 4 “00” : 0.0 V “01” : 2.5 V “10” : 0.0 V “11” : 5.0 V 06 07 Bass boost SW “0” : On “1” : Off Woofer LPF fo “00” : 100 Hz “01” : 125 Hz “10” : 170 Hz “11” : 210 Hz Port 3 “0” : On “1” : Off 20 (h) (Port3 : On Port4 : 0.0 V) Woofer LPF defeat “0” : Off “1” : On Mute 2 “0” : Off “1” : On Mute 1 “0” : Off “1” : On 10 (h) (Bass boost SW : Off Woofer LPF fo : 125 Hz Mute 1 : Off Mute 2 : Off) The bits shown gray area must be “0”. 2001-02-16 7/31 TA1304F/N l Read mode address map MSB b6 b5 b4 b3 b2 b1 LSB P.O.R 1 1 1 1 1 Port 2 Port 1 No function bits (shown gray area) are always “1”. · · P.O.R (Power on reset) “0” : After read access “1” : Power on reset Port1, 2 “0” : “High” “1” : “Low” Purchase of TOSHIBA I2C components conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as define by Philips. 2001-02-16 8/31 TA1304F/N EXPLANATION OF THE FUNCTIONS. (Note : (h) means hexadecimal data, (b) means binary data) l Bass level (Sub address 00 (h)) Bass level control. Cross-over frequency is 1 kHz. Effective control data range is 0E (h) ~72 (h) (100steps). Set this data to 0E (h), bass level goes to minimum level, and set this data to 72 (h), bass level goes to maximum level. Set this data to 40 (h), bass level goes to center level. Switch on default data is 40 (h). Control range is ±12 dB (typ.). l Treble level (Sub address 01 (h)) Treble level control. Cross-over frequency is 1 kHz. Effective control data range is 0E (h) ~72 (h) (100steps). Set this data to 0E (h), treble level goes to minimum level, and set this data to 72 (h), treble level goes to maximum level. Set this data to 40 (h), treble level goes to center level. Switch on default data is 40 (h). Control range is ±12 dB (typ.). l Volume control (Sub address 02 (h)) Volume control of L-ch, R-ch, and W-ch outputs. Effective control data range is 00 (h) ~72 (h) Switch on default data is 00 (h). l Woofer level control (Sub address 04 (h)) Volume control of only W-ch output. Effective control data range is 00 (h) ~72 (h) Switch on default data is 00 (h). l Balance control (Sub address 05 (h)) Balance control. Set this data to 40 (h), balance goes to center. Effective control data range is 00 (h) ~7F (h). Switch on default data is 40 (h). l Input matrix control (Sub address 03 (h) / b1~b0) Output signal selection control. Set these bits to 00 (b), output mode goes to normal mode (input signal of terminal 6 is outputted to terminal 16, and input signal of terminal 8 is outputted to terminal 13). Set these bits to 01 (b) output mode goes to R-ch mode (input signal of terminal 8 is outputted to terminal 13 and terminal 16). Set these bits to 10 (b) output mode goes to L-ch mode (input signal of terminal 6 is outputted to terminal 13 and terminal 16). Set these bits to 11 (b), output mode goes to reverce mode (input signal of terminal 6 is outputted to terminal 13, and input signal of terminal 8 is outputted to terminal 16). Switch on default data is 00 (b). 2001-02-16 9/31 TA1304F/N l Input attenuation control (Sub address 03 (h) / b2) When this function is active, Input signals are −5 dB attenuated at input stage of L-ch and R-ch. W-ch signal isn't attenuated. So, W-ch output level is up to 8 dB from L-ch and R-ch outputs relatively. Set the bit to 0 (b), attenuation is inactive, set the bit to 1 (b), attenuation is active. Switch on default data is 0 (b). l ALS switch (Sub address 03 (h) / b6), ALS start point (Sub address 03 (h) / b5~b4) When bass boost function (addition woofer ch signal to main ch signals) is active, output signals are distort when the signals are over the dynamic range of the circuits. ALS (Automatic Level Suppressor) suppresses W-ch signal level under ALS strat point, reduces the distortion in large signals input condition. Set the bit (Sub address 03 (h) / b6) to 0 (b), ALS is inactive. Set the bit to 1 (b), ALS is active. Switch on default data is 0 (b). The bits of 03 (h) / b5~b4 set ALS start point. Set the bits to 00 (b), ALS start point is 180 mVrms. Set the bits to 01 (b), ALS start point is 310 mVrms. Set the bits to 10 (b), ALS start point is 430 mVrms. And set the bits to 11 (b), ALS start point is 630 mVrms. Switch on default data is 00 (b). l Test switch (Sub address 03 (h) / b7) This bit is for IC testing. So this bit must be set to 0 (b). Switch on default data is 0 (b). l Port 3 control (Sub address 06 (h) / b3), Port 4 control (Sub address 06 (h) / b5~b4) The IC, e.g. sound demltiplexer, which isn’t avarailable I2C Bus, can be controlled by I2C Bus through TA1304F. Port 3 is open-collector type output. Set the bit to 0 (b), port3 is on. Set the bit to 1 (b), port3 is off. Switch on default data 0 (b). Port 4 is emitter-follower type output. It can output 3 levels. Set the bits to 00 (b) or 10 (b), port 4 outputs 0 V. Set to 01 (b), port 4 outputs 2.5 V. Set to 11 (b), port 4 outputs 5 V. Switch on default data is 00 (h). l Mute 1 (Sub address 07 (h) / b0), Mute 2 (Sub address 07 (h) / b1) When Mute 1 is active, all outputs are muted. Set the bit to 0 (b), Mute 1 is inactive. Set the bit to 1 (b), Mute 1 is active. Switch on default data is 0 (b). When Mute 2 is active, only W-ch output is muted. Set the bit to 0 (b), Mute 2 is inactive. Set the bit to 1 (b), Mute 2 is active. Switch on default data is 0 (b). 2001-02-16 10/31 TA1304F/N l Woofer LPF fo (Sub address 07 (h) / b5~b4) These bits set cut off frequency (fo) of the low pass filter for W-ch. Set the bits to 00 (b), fo is 100 Hz (−3 dB point). Set the bits to 01 (b), fo is 125 Hz. Set the bits to 10 (b), fo is 170 Hz. Set the bits to 11 (b), fo is 210 Hz. Switch on default data is 01 (h). l Woofer LPF defeat (Sub address 07 (h) / b3) Set the bit to 1 (b), Woofer LPF is defeated. This function is for IC testing. so, this bit must be set to 0 (b). Switch on default data is 0 (b). l Bass boost switch (Sub address 07 (h) / b7) Bass boost function is adding W-ch signal to main channel signals. It can boost low frequency signal without woofer output. Set the bit to 0 (b), Bass boost is inactive. Set the bit to 1 (b), bass boost is active. Switch on default data is 0 (b). 2001-02-16 11/31 TA1304F/N MAXIMUM RATINGS (Ta = 25°C) CHARACTERISTIC SYMBOL RATING UNIT VCC 12 V PD TA1304F: 833 (Note 1) TA1304N: 1400 (Note 2) mW Operating Temperature Topr −20~75 °C Storage Temperature Tstg −55~150 °C Maximum Input Voltage VMAX VCC + 0.3 V Minimum Input voltage VMIN GND − 0.3 V Supply Voltage Power Dissipation Note 1: This value is on contion that the IC is mounted on PCB (50 mm × 50 mm). When using the device at Ta = 25°C, decrease the power dissipation by 6.7 mW for each increase of 1°C. Note 2: When using the device at Ta = 25°C, decrease the power dissipation by 11.2 mW for each increase of 1°C. COMMENDED SUPPLY VOLTAGE PIN No. PIN NAME MIN TYP. MAX UNIT 20 VCC 8.1 9.0 9.9 V ELECTRICAL CHARACTERISTICS DC current characteristics (VCC = 9.0 V, Ta = 25°C) PIN No. PIN NAME SYMBOL MIN TYP. MAX UNIT 20 VCC ICC 22 34 45 mA DC voltage characteristics (VCC = 9.0 V, Ta = 25°C) PIN No. SYMBOL TEST CIRCUIT 3 V3 4 TEST CONDITION MIN TYP. MAX ― ― ― 0.5 V4 ― ― ― 0.5 5 V5 ― 4.0 4.5 5.0 6 V6 ― 4.0 4.5 5.0 8 V8 ― 4.0 4.5 5.0 9 V9 ― 5.2 5.7 6.2 10 V10 ― 4.0 4.5 5.0 11 V11 ― 4.0 4.5 5.0 12 V12 ― 4.0 4.5 5.0 13 V13 ― 4.0 4.5 5.0 14 V14 ― 4.0 4.5 5.0 15 V15 ― 4.0 4.5 5.0 16 V16 ― 4.0 4.5 5.0 17 V17 ― 4.6 5.1 5.6 18 V18 ― 4.6 5.1 5.6 19 V19 ― 4.6 5.1 5.6 21 V21 ― ― 0.0 ― 22 V22 ― 0.5 1.5 2.0 In power on defalt UNIT V 2001-02-16 12/31 TA1304F/N AC CHARACTERISTICS (VCC = 9.0 V, Ta = 25°C) CHARACTERISTIC Gain THD S/N Residual Noise Frequency Response (100 Hz) Frequency Response (10 kHz) LPF Frequency Response Balance Center Balance Minimum Bass Maximum Bass Minimum Treble Maximum Treble Minimum Volume Center Volume Minimum Woofer Level Center SYMBOL TEST CIRCUIT Go L ― Go R ― GoAtt L ― GoAtt R ― GoBst L ― GoBst R ― Go W ― THD L ― THD R ― THD W ― SN L ― SN R ― SN W ― VNO L ― VNO R ― VNO W ― Go100 L ― Go100 R ― Go10k L ― Go10k R ― GLPF100 ― GLPF125 ― GLPF170 ― GLPF210 ― ∆GLR ― GBLMIN L ― GBLMIN R ― GBSMAX L ― GBSMAX R ― GBSMIN L ― GBSMIN R ― GTRMAX L ― GTRMAX R ― GTRMIN L ― GTRMIN R ― GVLCNT L ― GVLCNT R ― GVLCNT W ― GVLMIN L ― GVLMIN R ― GVLMIN W ― GWLCNT ― TEST CONDITION (Note 1) (Note 2) MIN TYP. MAX 0.0 2.0 4.0 −7.0 −5.0 −3.0 11.0 13.0 15.0 16.0 19.0 22.0 ― 0.03 UNIT dB 1.0 % ― ― dB 0.2 (Note 3) 70 68 (Note 4) ― ― 50 µVrms (Note 5) −2.0 0.0 2.0 dB (Note 6) −2.0 0.0 2.0 dB 4.0 6.0 8.0 5.5 7.5 9.5 4.0 6.0 8.0 1.0 8.0 15.0 (Note 8) −2.0 0.0 2.0 (Note 9) ― ― −60 (Note 10) 10 12 14 dB (Note 11) −14 −12 −10 dB (Note 12) 10 12 14 dB (Note 13) −14 −12 −10 dB (Note 14) −17 −15 −12 dB (Note 15) ― ― −65 dB (Note 16) −9.5 −7.5 −5.5 dB (Note 7) dB dB 2001-02-16 13/31 TA1304F/N SYMBOL TEST CIRCUIT ALS Start Point 0 v ALS 0 ― ALS Start Point 1 v ALS 1 ― ALS Start Point 2 v ALS 2 ― ALS Start Point 3 v ALS 3 ― CT L-R ― CT R-L ― RR1 L ― RR1 R ― RR1 W ― RR2 L ― RR2 R ― CHARACTERISTIC Cross Talk Ripple Rejection (Volume Minimum) Ripple Rejection (Volume Maximum) RR2 W ― vDOUT L ― vDOUT R ― vDOUT W ― vDIN L ― vDIN R ― vDIN W ― ∆VL ― ∆VR ― ∆VW ― GMUT L ― GMUT R ― GMUT W ― VINL 1 ― VINL 2 ― VINH 1 ― VINH 2 ― Port 3 Low-Level Voltage V3LOW ― Port 4 Low-Level Voltage V4LOW ― Port 4 Medium-Level Voltage V4MID ― V4HI ― Output Dynamic Range Input Dynamic Range DC Offset Mute Redsisual Level Port 1, 2 Low-Level Voltage Port 1, 2 High-Level Voltage Port 4 High-level Voltage TEST CONDITION MIN TYP. MAX 142 180 226 246 310 391 341 430 541 500 630 794 (Note 18) ― ― −75 dB (Note 19) ― ― −30 dB (Note 20) ― ― (Note 17) −30 UNIT mVrms dB −25 (Note 21) 6.0 6.7 ― Vp-p 5.5 7.0 ― Vp-p 3.0 4.2 (Note 23) ― ― ±350 mV (Note 24 ) ― ― −70 dB (Note 25) 1.0 ― ― V (Note 26) ― ― 3.5 V (Note 27) ― ― 0.5 V ― ― 0.5 V 2.0 2.5 3.0 V 4.5 5.0 5.5 V (Note 22) (Note 28) 2001-02-16 14/31 TA1304F/N TEST CONDITION NOTE 1 2 *: INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 TP6 TP12 40 40 10 (a) TP8 TP13 / / TP16 04 90 ↑ ↑ ↑ ↑ 72 ↑ 00 00 72 ↑ 40 ↑ * * 10 ↑ TEST METHOD l Set data of sub address 03 (h) to 00 (h) and set data of sub address 07 (h) to 10 (h). l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Measure amplitude of TP13 and TP16 (v131 mVrms, v161 mVrms). l Go R dB = 20 ℓog (v131 / 500) Go L dB = 20 ℓog (v161 / 500) l Set data of sub address 03 (h) to 04 (h). l Measure amplitude of TP13 and TP16 (v132 mVrms, v162 mVrms). l GoAtt R dB = 20 ℓog (v132 / 131) GoAtt L dB = 20 ℓog (v162 / 161) l Set data of sub address 03 (h) to 00 (h) and set data of sub address 07 (h) to 10 (h). l Input signal (80 Hz, 125 mVrms, sine wave) to TP6 and TP8 l Measure amplitude of TP13 and TP16 (v133 mVrms, v163 mVrms). l Set data of sub address 07 (h) to 90 (h). l Measure amplitude of TP13 and TP16 (v134 mVrms, v164 mVrms). l GoBst R dB = 20 ℓog (v134 / 133) GoBst L dB = 20 ℓog (v164 / 163) l Measure amplitude of TP12 (v12 mVrms). l Go W dB = 20 ℓog (v12 / 125) l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8 l Measure THD of TP13 and TP16 (THD R %, THD L %). l Input signal (80 Hz, 125 mVrms, sine wave) to TP6 and TP8. l Measure THD of TP12 (THD W %) Don’t care 2001-02-16 15/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 3 TP6 TP12 40 40 10 (a) TP8 TP13 72 00 72 40 * TP16 4 5 6 ― ↑ TP6 TP12 TP8 TP13 ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ 00 72 ↑ ↑ ↑ ↑ 00 72 ↑ ↑ ↑ ↑ * * * ↑ ↑ ↑ ↑ ↑ ↑ TEST METHOD l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8 l Measure amplitude of TP13 and TP16 (v13s mVrms, v16s mVrms). l Connect TP6 and TP8 to GND. l Measure amplitude of TP13 and TP16 (v13n mVrms, v16n mVrms). l SN R dB = 20 ℓog (v13s / v13n) SN L dB = 20 ℓog (v16s / v16n) l Input signal (80 Hz, 125 mVrms, sine wave) to TP6 and TP8. l Measure amplitude of TP12 (v12s mVrms). l Connect TP6 and TP8 to GND. l Measure amplitude of TP12 (v12n mVrms). l SN W dB = 20 ℓog (v12s / v12n) l Connect TP6 and TP8 to GND. l Measure amplitude of TP12, TP13 and TP16 (vNO W µVrms, vNO R µVrms, vNO L µVrms). l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Measure amplitude of TP13 and TP16 (v13o mVrms, v16o mVrms). l Input signal (100 Hz, 500 mVrms, sine wave) to TP6 and TP8 l Measure amplitude of TP13 and TP16(v13 mVrms, v16 mVrms). l Go100 R dB = 20 ℓog (v13 / v13o) Go100 L dB = 20 ℓog (v16 / v16o) l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Measure amplitude of TP13 and TP16 (v13o mVrms, v16o mVrms). l Input signal (10 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Measure amplitude of TP13 and TP16 (v13 mVrms, v16 mVrms). l Go10k R dB = 20 ℓog (v13 / v13o) Go10k L dB = 20 ℓog (v16 / v16o) *: Don’t care 2001-02-16 16/31 TA1304F/N NOTE 7 INPUT MEAS. POINT POINT TP6 TP12 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 40 40 00 (a) 72 00 72 40 * TP8 TEST METHOD l Input signal (300 Hz, 125 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 07 (h) to 00 (h). l Measure amplitude of TP12 (v120 mVrms). / l Set data of sub address 07 (h) to 10 (h) 30 l Measure amplitude of TP12 (v121 mVrms). l Set data of sub address 07 (h) to 20 (h) l Measure amplitude of TP12 (v122 mVrms). l Set data of sub address 07 (h) to 30 (h). l Measure amplitude of TP12 (v123 mVrms). l Set data of sub address 07 (h) to 14 (h). l Measure amplitude of TP12 (v12x mVrms). / 10 / 20 / 14 l GLPF80 dB = 20 ℓog (v120 / v121) GLPF100 dB = 20 ℓog (v121 / v122) GLPF130 dB = 20 ℓog (v122 / v123) GLPF160 dB = 20 ℓog (v123 / v12x) 8 ↑ TP13 TP16 *: ↑ ↑ ↑ ↑ ↑ ↑ * 10 ↑ l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Measure amplitude of TP13 and TP16 (v13 mVrms, v16 mVrms). l ∆GLR dB = 20 ℓog (v16 / v13) Don’t care 2001-02-16 17/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 9 TP6 TP13 40 40 10 (a) TP8 TP16 72 00 72 0E * / 72 10 ↑ ↑ 40 ↑ ↑ ↑ ↑ 40 * ↑ ↑ / 72 11 ↑ ↑ 40 / 0E *: ↑ ↑ ↑ ↑ ↑ * ↑ ↑ TEST METHOD l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 05 (h) to 0E (h). l measure amplitude of TP13 and TP16 (v13R mVrms, v16R mVrms). l Set data of sub address 05 (h) to 72 (h). l Measure amplitude of TP13 and TP16 (v13L mVrms, v16L mVrms). l GBLMIN R dB = 20 ℓog (v13R / v16R) GBLMIN N L dB = 20 ℓog (v16L / v13L) l Input signal (100 Hz, 250 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 00 (h) to 40 (h). l Measure amplitude of TP13 and TP16 (v13o mVrms, v16o mVrms). l Set data of sub address 00 (h) to 72 (h). l Measure amplitude of TP13 and TP16 (v13B mVrms, v16B mVrms). l GBSMAX R dB = 20 ℓog (v13B / v13o) GBSMAX L dB = 20 ℓog (v16B / v16o) l Input signal (100 Hz, 250 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 00 (h) to 40 (h). l Measure amplitude of TP13 and TP16 (v13o mVrms, v16o mVrms). l Set data of sub address 00 (h) to 0E (h). l Measure amplitude of TP13 and TP16 (v13B mVrms, v16B mVrms). l GBSMIN R dB = 20 ℓog (v13B / v13o) GBSMIN L dB = 20 ℓog (v16B / v16o) Don’t care 2001-02-16 18/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 12 TP6 TP13 40 40 10 (a) TP8 TP16 72 00 72 40 * / 27 13 ↑ ↑ ↑ 40 / 0E *: ↑ ↑ ↑ ↑ * ↑ ↑ TEST METHOD l Input signal (10 kHz, 250 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 01 (h) to 40 (h). l Measure amplitude of TP13 and TP16 (v13o mVrms, v16o mVrms). l Set data of sub address 01 (h) to 72 (h). l Measure amplitude of TP13 and TP16 (v13T mVrms, v16T mVrms). l GTRMAX R dB = 20 ℓog (v13T / v13o) GTRMAX L dB = 20 ℓog (v16T / v16o) l Input signal (10 kHz, 250 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 01 (h) to 40 (h). l Measure amplitude of TP13 and TP16 (v13o mVrms, v16o mVrms). l Set data of sub address 01 (h) to 0E (h). l Measure amplitude of TP13 and TP16 (v13T mVrms, v16T mVrms). l GTRMIN R dB = 20 ℓog (v13T / v13o) GTRMIN L dB = 20 ℓog (v16T / v16o) Don’t care 2001-02-16 19/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 14 TP6 TP12 40 40 10 (a) TP8 TP13 / TP16 40 *: 72 00 72 40 * TEST METHOD l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 02 (h) to 72 (h). l Measure amplitude of TP13 and TP16 (v13o mVrms, v16o mVrms). l Set data of sub address 02 (h) to 40 (h). l measure amplitude of TP13 and TP16 (v13C mVrms, v16C mVrms). l GVLCNT R dB = 20 ℓog (v13C / v13o) GVLCNT L dB = 20 ℓog (v16C / v16o) l Input signal (80 Hz, 125 mVrms, sine wave) to TP6 and TP8 l Set data of sub address 02 (h) to 72 (h). l Measure amplitude of TP12 (v12o mVrms). l Set data of sub address 02 (h) to 40 (h). l Measure amplitude of TP12 (v12C mVrms). l GVLCNT W dB = 20 ℓog (v12C / v12o) Don’t care 2001-02-16 20/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 15 TP6 TP12 40 40 10 (a) TP8 TP13 / TP16 0E 16 ↑ TP12 ↑ ↑ 72 72 00 ↑ 72 72 / 40 *: 40 ↑ * * ↑ ↑ TEST METHOD l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 02 (h) to 72 (h). l Measure amplitude of TP13 and TP16 (v13o mVrms, v16o mVrms). l Set data of sub address 02 (h) to 0E (h). l measure amplitude of TP13 and TP16 (v13MIN mVrms, v16MIN mVrms). l GVLMIN R dB = 20 ℓog (v13MIN / v13o) GVLMIN L dB = 20 ℓog (v16MIN / v16o) l Input signal (80 Hz, 125 mVrms, sine wave) to TP6 and TP8 l Set data of sub address 02 (h) to 72 (h). l Measure amplitude of TP12 (v12o mVrms). l Set data of sub address 02 (h) to 0E (h). l measure amplitude of TP12 (v12MIN mVrms). l GVLMIN W dB = 20 ℓog (v12MIN / v12o) l Input signal (80 Hz, 125 mVrms, sine wave) to TP6 and TP8 l Set data of sub address 04 (h) to 72 (h) l Measure amplitude of TP12 (v12o mVrms). l Set data of sub address 04 (h) to 40 (h). l Measure amplitude of TP12 (v12C mVrms). l GWLCNT dB = 20 ℓog (v12C / v12o) Don’t care 2001-02-16 21/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 17 TP6 TP12 40 40 10 (a) 72 TP8 40 72 40 * / 50 / TEST METHOD l Input signal (80 Hz, 500 mVrms, sine wave) to TP6 and TP8 l Set data of sub address 03 (h) to C0 (h). l Measure amplitude of TP12 (VALS 0 Vp-p). l Set data of sub address 03 (h) to D0 (h). l Measure amplitude of TP12 (VALS 1 Vp-p). l Set data of sub address 03 (h) to E0 (h). l Measure amplitude of TP12 (VALS 2 Vp-p). l Set data of sub address 03 (h) to F0 (h). l Measure amplitude of TP12 (VALS 3 Vp-p). l Connect TP8 to GND. l Input signal (1 kHz, 500 mVrms, sine wave) to TP6. l Measure 1 kHz spectrum of TP16 output (vTP16 dBµV). l Measure 1 kHz spectrum of TP13 output (vTP13 dBµV). l CT L-R dB = vTP16 − vTP13 l Connect TP6 to GND. l Input signal (1 kHz, 500 mVrms, sine wave) to TP8. l Measure 1 kHz spectrum of TP13 output (vTP13 dBµV). l Measure 1 kHz spectrum of TP16 output (vTP16 dBµV). l CT R-L dB = vTP13 − vTP16 l Apply 9.0 V DC and sine wave (60 Hz, 500 mVrms) to VCC terminal. l Measure amplitude of TP12, TP13 and TP16 (vTP12 mVrms, vTP13 mVrms, vTP16 mVrms). l RR1 W dB = 20 ℓog (vTP12 / 500) RR1 R dB = 20 ℓog (vTP13 / 500) RR1 L dB = 20 ℓog (vTP16 / 500) 60 / 70 18 ↑ TP13 ↑ ↑ ↑ 00 ↑ ↑ * ↑ ↑ TP16 19 ― TP12 ↑ ↑ 00 ↑ 00 ↑ * ↑ (b) TP13 TP16 *: Don’t care 2001-02-16 22/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 20 ― TP12 40 40 10 (b) 72 00 72 40 * TEST METHOD l Apply 9.0 V DC and sine wave (60 Hz, 500 mVrms) to VCC terminal. l Measure amplitude of TP12, TP13 and TP16 (vTP12 mVrms, vTP13 mVrms, vTP16 mVrms). l RR1 W dB = 20 ℓog (vTP12 / 500) RR1 R dB = 20 ℓog (vTP13 / 500) RR1 L dB = 20 ℓog (vTP16 / 500) l Input signal (100 Hz, sine wave) to TP6 and TP8. l Increase amplitude of the input signal, and measure THD of TP13 and TP16. l Measure amplitude of TP13 and TP16 when THD of the output is 1% (vDOUT R1 Vp-p, vOUT L1 Vp-p). l Input signal (10 kHz, sine wave) to TP6 and TP8. l Increase amplitude of the input signal, and measure THD of TP13 and TP16. l Measure amplitude of TP13 and TP16 when THD of the output is 1% (vDOUT R2 Vp-p, vDOUT L2 Vp-p). l Smaller value vDOUT R1 or vDOUT R2 is vDOUT R. Smaller value vDOUT L1 or vDOUT L2 is vDOUT L. l Input signal (80 Hz, sine wave) to TP6 and TP8. l Increase amplitude of the input signal, and measure THD of TP12. l Measure amplitude of TP12 when THD of the output is 1% (vDOUT W Vp-p). TP13 TP16 21 TP6 TP12 TP8 TP13 TP16 *: 72 72 ↑ ↑ ↑ ↑ * ↑ (a) Don’t care 2001-02-16 23/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 01 22 TP6 TP12 40 40 TP8 TP13 BUS DATA (HEXADECIMAL) 02 03 04 05 06 40 00 40 40 * 07 SW 1 10 (a) TP16 23 ― ↑ ↑ ↑ 72 00~03 72 ↑ * 00 / 01 / 02 *: ↑ TEST METHOD l Input signal (1 kHz, sine wave) to TP6 and TP8. l Increase amplitude of the input signal, and measure THD of TP13 and TP16. l Measure amplitude of TP13 and TP16 when THD of the output is 1% (vDIN R Vp-p, vDIN L Vp-p). l Input signal (80 Hz, sine wave) to TP6 and TP8. l Increase amplitude of the input signal, and measure THD of TP13 and TP16. l Measure amplitude of TP13 and TP16 when THD of the output is 1% (vDIN W Vp-p). l Connect TP6 and TP8 to GND. l Change data of sub address 03 (h) to 00 (h) ~03 (h). l Change data of sub address 07 (h) to 00 (h), 01 (h) and 02 (h). l Measure DC off set of TP12, TP13, TP16 (∆V R mV, ∆V L mV, ∆V W mV). Don’t care 2001-02-16 24/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 07 SW 1 24 TP6 TP12 40 40 00 (a) TP8 TP13 / TP16 01 72 00 72 40 * / TEST METHOD l Input signal (1 kHz, 500 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 07 (h) to 00 (h). l Measure amplitude of TP13 and TP16 (v13o mVrms. v16o mVrms). l Set data of sub address 07 (h) to 01 (h). l Measure amplitude of TP13 and TP16 (v13MUT mVrms, v16MUT mVrms). l GMUT R dB = 20 ℓog (v13MUT / v13o) GMUT L dB = 20 ℓog (v16MUT / v16o) l Input signal (80 Hz, 125 mVrms, sine wave) to TP6 and TP8. l Set data of sub address 07 (h) to 00 (h). l Measure amplitude of TP12 (v12o mVrms). l Set data of sub address 07 (h) to 01 (h). l Measure amplitude of TP12 (v12MUT mVrms). l GMUT W dB = 20 ℓog (v12MUT / v12o) l Apply 5 V to TP1 and TP2. l Decrease voltage of TP1, and read 2 IC status by I C Bus. l Measure voltage of TP1 when IC status is changed 00 (h) to 01 (h) (VINL 1 V). l Apply 5 V to TP1 and TP2. l Decrease voltage of TP2, and read 2 IC status by I C Bus. l Measure voltage of TP1 when IC status is changed 00 (h) to 02 (h) (VINL 2 V). 02 25 TP1 TP2 *: ― * * * ↑ * * * * ↑ Don’t care 2001-02-16 25/31 TA1304F/N NOTE INPUT POINT MEAS. POINT 00 26 TP1 ― * BUS DATA (HEXADECIMAL) 01 02 03 04 05 06 * * 00 * * * 07 SW 1 * (a) TP2 l Apply 0 V to TP1 and apply 5 V to TP2. l Increase voltage of2 TP1, and read IC status by I C Bus. l Measure voltage of TP1 when IC status is changed 01 (h) to 00 (h) (VINH 1 V). l Apply 5 V to TP1 and apply 0 V to TP2. l Increase voltage of2 TP1, and read IC status by I C Bus. l Measure voltage of TP1 when IC status is changed 02 (h) to 00 (h) (VINH 2 V). 27 ― TP3 * * * * * * 04 * ↑ l Measure voltage of TP3 (V3LOW V). 28 ― TP4 * * * 00 * * 00 * ↑ l Set data of 06 (h) to 00 (h). l Measure voltage of TP4 (V4LOW V). l Set data of 06 (h) to 10 (h). l Measure voltage of TP4 (V4MID V). l Set data of 06 (h) to 30 (h). l Measure voltage of TP4 (V4HI V). / 10 / 30 *: TEST METHOD Don’t care 2001-02-16 26/31 TA1304F/N DC TEST CIRCUIT 2001-02-16 27/31 TA1304F/N AC TEST CIRCUIT 2001-02-16 28/31 TA1304F/N APPLICATION CIRCUIT 2001-02-16 29/31 TA1304F/N PACKAGE DIMENSIONS Weight: 0.33 g (Typ.) 2001-02-16 30/31 TA1304F/N PACKAGE DIMENSIONS Weight: 1.22 g (Typ.) 2001-02-16 31/31