FUJITSU SEMICONDUCTOR
DATA SHEET
DS07-16306-3E
32-bit Proprietary Microcontrollers
CMOS
FR30 Family
MB91150 Series
MB91F155A/MB91155/MB91154
■ DESCRIPTION
The MB91F155A/MB91155/MB91154 is a single-chip microcontroller using a RISC-CPU (FR 30 series) as its
core. It contains peripheral I/O resources suitable for audio, MD and so on which are required to operate at low
power consumption.
■ FEATURES
1. CPU
•
•
•
•
•
•
•
•
•
32-bit RISC (FR30) , load/store architecture, 5-stage pipeline
General-purpose registers : 32 bits × 16
16-bit fixed-length instructions (basic instructions) , 1 instruction/ 1 cycle
Memory-to-memory transfer, bit processing, barrel shift processing : Optimized for embedded applications
Function entrance/exit instructions, and multiple load/store instructions of register contents, instruction systems
supporting high level languages
Register interlock functions, efficient assembly language description
Branch instructions with delay slots : Reduced overhead time in branching executions
Internal multiplier/supported at instruction level
Signed 32-bit multiplication : 5 cycles
Signed 16-bit multiplication : 3 cycles
Interrupt (PC and PS saving) : 6 cycles, 16 priority levels
(Continued)
■ PACKAGE
144-pin plastic LQFP
144-pin plastic LQFP
(FPT-144P-M08)
(FPT-144P-M01)
MB91F155A/MB91155/MB91154
2. Bus Interface
•
•
•
•
•
16-bit address output, 8/16-bit data input and output
Basic bus cycle : 2-clock cycle
Support for interface for various types of memory
Unused data/address pins can be configured us input/output ports
Support for little endian mode
3. Internal ROM
MB91F155A
FLASH products : 510 Kbytes
MB91155
Mask product : 510 Kbytes
MB91154
Mask product : 384 Kbytes
4. Internal RAM
Mask, FLASH products : 2 Kbytes
5. Internal Data RAM
MB91F155, MB91155
FLASH, Mask products : 32 Kbytes
MB91154
FLASH, Mask product : 20 Kbytes
6. DMAC
DMAC in descriptor format for placing transfer parameters on to the main memory.
Capable of transferring a maximum of eight internal and external factors combined.
Three channels for external factors
7. Bit Search Module
Searches in one cycle for the position of the bit that changes from the MSB in one word to the initial I/O.
8. Timers
•
•
•
•
16-bit OCU × 8 channels, ICU × 4 channels, Free-run timer × 1 channel
8/16-bit up/down timer/counter (8-bit × 2 channels or 16-bit × 1 channel)
16-bit PPG timer × 6 channels. The output pulse cycle and duty can be varied as desired
16-bit reload timer × 4 channels
9. D/A Converter
• 8-bit × 3 channels
10. A/D Converter (Sequential Comparison Type)
• 10-bit × 8 channels
• Sequential conversion method (conversion time : 5.0 µs@33 MHz)
• Single conversion or scan conversion can be selected, and one-shot or continuous or stop conversion mode
can be set respectively.
• Conversion starting function by hardware/software.
(Continued)
2
MB91F155A/MB91155/MB91154
(Continued)
11. Serial I/O
• UART × 4 channels. Any of them is capable of serial transfer in sync with clock attached with the LSB/MSB
switching function.
• Serial data output and serial clock output are selectable by push-pull/open drain software.
• A 16-bit timer (U-timer) is contained as a dedicated baud rate generator allowing any baud rate to be generated.
12. I2C Bus Interface
• One channel master/slave send and receive
• Arbitration and clock synchronization functions
(The product is licensed with the Philips I2C patent to support those customers who intend to use this product
in an I2C system in compliance with the standard I2C specification stipulated by Philips.)
13. Clock Switching Function
• Gear function : Operating clock ratios to the basic clock can be set independently for the CPU and peripherals
from four types, 1 : 1, 1 : 2, 1 : 4 or 1 : 8.
14. Clock Function (Calendar Macro)
• Internal 32 kHz clock function
• It is possible to perform the clock function (oscillation frequency: 32 kHz) even in a stop mode. (The oscillation
does not suspend during a stop mode.)
15. Interrupt Controller
External interrupt input (16 channels in total) :
• Allows the rising edge/falling edge/H level/L level to be set.
Internal interrupt factors :
• Interrupt by resources and delay interrupt
16. Others
•
•
•
•
•
•
Reset cause : Power on reset/watchdog timer/software reset/external reset
Low power consumption mode : Sleep/stop
Package : 144-pin LQFP
CMOS technology (0.35 µm)
Power supply voltage : 3.15 V to 3.6 V
MB91F155 is to be MB91F155A.
3
MB91F155A/MB91155/MB91154
■ PIN ASSIGNMENT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
P61/A17
P62/A18
P63/A19
P64/A20
P65/A21
P66/A22
P67/A23
VSS
P80/RDY
P81/BGRNT
P82/BRQ
P83/RD
P84/WR0
P85/WR1
P86/CLK
MD2
MD1
MD0
RST
VCC
X1
X0
VSS
PC0/INT0
PC1/INT1
PC2/INT2
PC3/INT3
PC4/INT4/CS0
PC5/INT5/CS1
PC6/INT6/CS2
PC7/INT7/CS3
VCC
PD0/AIN0/INT8/TRG0
PD1/BIN0/INT9/TRG1
PD2/AIN1/INT10/TRG2
PD3/BIN1/INT11/TRG3
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
P20/D16
P21/D17
P22/D18
P23/D19
P24/D20
P25/D21
P26/D22
P27/D23
VSS
P30/D24
P31/D25
P32/D26
P33/D27
P34/D28
P35/D29
P36/D30
P37/D31
P40/A00
P41/A01
P42/A02
P43/A03
P44/A04
P45/A05
P46/A06
P47/A07
VSS
VCC
P50/A08
P51/A09
P52/A10
P53/A11
P54/A12
P55/A13
P56/A14
P57/A15
P60/A16
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
VSS
X1A
X0A
TEST
VCC
PK7/AN7
PK6/AN6
PK5/AN5
PK4/AN4
PK3/AN3
PK2/AN2
PK1/AN1
PK0/AN0
AVSS
AVRL
AVRH
AVCC
DAVC
DAVS
DA0
DA1
DA2
VCC
PL7/DACK2
PL6/DREQ2
PL5/DEOP1
PL4/DACK1
PL3/DREQ1
PL2/DEOP0
PL1/DACK0
PL0/DREQ0
PH0/SIN0
PH1/SOT0
PH2/SCK0/TO0
PH3/SIN1
PH4/SOT1
(TOP VIEW)
(FPT-144P-M08)
(FPT-144P-M01 : MB91F155A only)
4
PH5/SCK1/TO1
PI0/SIN2
PI1/SOT2
PI2/SCK2/TO2
PI3/SIN3
PI4/SOT3
PI5/SCK3/TO3
VSS
PJ0/SCL
PJ1/SDA
VSS
VCC
PG5/PPG5
PG4/PPG4
PG3/PPG3
PG2/PPG2
PG1/PPG1
PG0/PPG0
PF4
PF3/IN3
PF2/IN2
PF1/IN1
PF0/IN0
PE7/OC7
PE6/OC6
PE5/OC5
PE4/OC4
PE3/OC3
PE2/OC2
PE1/OC1
PE0/OC0
VCC
PD7/ATG/INT15
PD6/DEOP2/INT14
PD5/ZIN1/INT13/TRG5
PD4/ZIN0/INT12/TRG4
MB91F155A/MB91155/MB91154
■ PIN DESCRIPTION
Circuit
type
Pin No.
Pin name
1
2
3
4
5
6
7
8
D16/P20
D17/P21
D18/P22
D19/P23
D20/P24
D21/P25
D22/P26
D23/P27
C
Bit 16 to bit 23 of external data bus
These pins are enabled only in 16-bit external bus mode.
These pins are available as ports in single-chip and 8-bit external bus
modes.
10
11
12
13
14
15
16
17
D24/P30
D25/P31
D26/P32
D27/P33
D28P34
D29/P35
D30/P36
D31/P37
C
Bit 24 to bit 31 of external data bus
These pins are available as ports in single-chip mode.
18
19
20
21
22
23
24
25
28
29
30
31
32
33
34
35
A00/P40
A01/P41
A02/P42
A03/P43
A04/P44
A05/P45
A06/P46
A07/P47
A08/P50
A09/P51
A10/P52
A11/P53
A12/P54
A13/P55
A14/P56
A15/P57
F
Bit 0 to bit 15 of external address bus
These pins are enabled in external bus mode.
These pins are available as ports in single-chip mode.
36
37
38
39
40
41
42
43
A16/P60
A17/P61
A18/P62
A19/P63
A20/P64
A21/P65
A22/P66
A23/P67
O
Bit 16 to bit 23 of external address bus
These pins are available as ports when the address bus is not in use.
C
External RDY input
This function is enabled when external RDY input is allowed.
Input “0” when the bus cycle being executed does not end.
This pin is available as a port when external RDY input is not in use.
45
RDY/P80
Function
(Continued)
5
MB91F155A/MB91155/MB91154
Pin No.
46
47
Pin name
BGRNT/P81
BRQ/P82
Circuit
type
Function
F
External bus release acceptance output
This function is enabled when external bus release acceptance output is
allowed.
Output “L” upon releasing of the external bus.
This pin is available as a port when external bus release acceptance output is not allowed.
C
External bus release request input
This function is enabled when external bus release request input is allowed.
Input “1” when the release of the external bus is desired.
This pin is available as a port when external bus release request input is
not in use.
48
RD/P83
F
External bus read strobe output
This function is enabled when external bus read strobe output is allowed.
This pin is available as a port when external bus read strobe output is not
allowed.
49
WR0/P84
F
External bus write strobe output
This function is enabled in external bus mode.
This pin is available as a port in single chip mode.
50
WR1/P85
F
External bus write strobe output
This function is enabled in external bus mode when the bus width is 16
bits.
This pin is available as a port in single chip mode or when the external bus
width is 8 bits.
51
CLK/P86
F
System clock output
The pin outputs the same clock as the external bus operating frequency.
The pin is available as a port when it is not used to output the clock.
52
53
54
MD2
MD1
MD0
G
Mode pins
To use these pins, connect them directly to either VCC or VSS.
Use these pins to set the basic MCU operating mode.
55
RST
B
External reset input
57
58
X1
X0
A
High-speed clock oscillation pins (16.5 MHz)
H
External interrupt request input 0-3
Since this input is used more or less continuously when the corresponding
external interrupt is allowed, output by the port needs to be stopped except when it is performed deliberately.
Since this port is allowed to input also in standby mode, it can be used to
reset the standby state.
These pins are available as ports when external interrupt request input is
not in use.
60
61
62
63
INT0/PC0
INT1/PC1
INT2/PC2
INT3/PC3
(Continued)
6
MB91F155A/MB91155/MB91154
Pin No.
64
65
66
67
69
70
71
72
73
74
75
76
Pin name
INT4/PC4/CS0
INT5/PC5/CS1
INT6/PC6/CS2
INT7/PC7/CS3
PD0/AIN0/INT8/TRG0
PD1/BIN0/INT9/TRG1
PD2/AIN1/INT10/TRG2
PD3/BIN1/INT11/TRG3
PD4/ZIN0/INT12/TRG4
PD5/ZIN1/INT13/TRG5
PD6/DEOP2/INT14
PD7/ATG/INT15
Circuit
type
Function
H
These pins also serve as the chip select output and external interrupt request input 4-7.
When the chip select output is not allowed, these pins are available
as external interrupt requests or ports.
Since this input is used more or less continuously when the corresponding external interrupt is allowed, output by the port needs to
be stopped except when it is performed deliberately.
Since this port is also allowed to input in standby mode, the port can
be used to reset the standby state.
These pins are available as ports when external interrupt request
input and chip select output are not in use.
H
External interrupt request input 8-13
Since this input is used more or less continuously when the corresponding external interrupt is allowed, output by the port needs to
be stopped except when it is performed deliberately.
[AIN, BIN] Up/down timer input.
[TRG] PPG external trigger input.
Since this input is used more or less continuously while input is allowed, output by the port needs to be stopped except when it is performed deliberately.
These pins are available as ports when the external interrupt request input, up timer counter input, and PPG external trigger input
are not in use.
H
External interrupt request input 14
Since this input is used more or less continuously when the corresponding external interrupt is allowed, output by the port needs to
be stopped except when it is performed deliberately.
[DEOP2] DMA external transfer end output.
This function is enabled when DMAC external transfer end output
is allowed.
This pin is available as a port when it is not in use as the external
interrupt request input or DMA external transfer end output.
H
External interrupt request input 15
Since this input is used more or less continuously when the corresponding external interrupt is allowed, output by the port needs to
be stopped except when it is performed deliberately.
[ATG] A/D converter external trigger input.
Since this input is used more or less continuously when selected as
an A/D activation factor, output by the port needs to be stopped except when it is performed deliberately.
This pin is available as a port when it is not in use as the external
interrupt request input or A/D converter external trigger input.
(Continued)
7
MB91F155A/MB91155/MB91154
Pin No.
Pin name
Circuit
type
Function
78
79
80
81
82
83
84
85
PE0/OC0
PE1/OC1
PE2/OC2
PE3/OC3
PE4/OC4
PE5/OC5
PE6/OC6
PE7/OC7
F
Output compare output
These pins are available as ports when output compare output is not allowed.
86
87
88
89
PF0/IN0
PF1/IN1
PF2/IN2
PF3/IN3
F
Input capture input
This function is enabled when the input capture operation is input.
These pins are available as ports when input capture input is not in use.
90
PF4
F
General purpose I/O port
91
92
93
94
95
96
PG0/PPG0
PG1/PPG1
PG2/PPG2
PG3/PPG3
PG4/PPG4
PG5/PPG5
F
PPG timer output
This function is enabled when PPG timer output is allowed.
These pins are available as ports when PPG timer output is not allowed.
Q
I2C interface I/O pin
This function is enabled when the I2C interface is allowed to operate.
While the I2C interface is in operation, keep the port output set to Hi-Z.
This pin is available as a port when the I2C interface is not in use.
Q
I2C interface I/O pin
This function is enabled when the I2C interface is allowed to operate.
While the I2C interface is in operation, keep the port output set to Hi-Z.
This pin is available as a port when the I2C interface is not in use.
99
100
PJ1/SDA
PJ0/SCL
102
PI5/SCK3/TO3
P
UART3 clock I/O, Reload timer 3 output
When UART3 clock output is not allowed, reload timer 3 can be output by
allowing it.
This pin is available as a port when neither UART3 clock output nor reload
timer output is allowed.
103
PI4/SOT3
P
UART3 data output
This function is enabled when UART3 data output is allowed.
This pin is available as a port when UART3 clock output is not allowed.
P
UART3 data input
Since this input is used more or less continuously while UART3 is engaged in input operations, output by the port needs to be stopped except
when it is performed deliberately.
This pin is available as a port when UART3 output data input is not in use.
104
PI3/SIN3
(Continued)
8
MB91F155A/MB91155/MB91154
Pin No.
Pin name
Circuit
type
Function
105
PI2/SCK2/TO2
P
UART2 clock I/O, Reload timer 2 output
When UART2 clock output is not allowed, reload timer 2 can be output by
allowing it.
This pin is available as a port when neither UART2 clock output nor reload
timer output is allowed.
106
PI1/SOT2
P
UART2 data output
This function is enabled when UART2 data output is allowed.
This pin is available as a port when UART2 clock output is not allowed.
P
UART2 data input
Since this input is used more or less continuously while UART2 is engaged in input operations, output by the port needs to be stopped except
when it is performed deliberately.
This pin is available as a port when UART2 data input is not in use.
107
PI0/SIN2
108
PH5/SCK1/TO1
P
UART1 clock I/O, Reload timer 1 output
When UART1 clock output is not allowed, reload timer 1 can be output by
allowing it.
This pin is available as a port when neither UART1 clock output nor reload
timer output is allowed.
109
PH4/SOT1
P
UART1 data output
This function is enabled when UART1 data output is allowed.
This pin is available as a port when UART1 clock output is not allowed.
P
UART1 data input
Since this input is used more or less continuously while UART1 is engaged in input operations, output by the port needs to be stopped except
when it is performed deliberately.
This pin is available as a port when UART1 data input is not in use.
110
PH3/SIN1
111
PH2/SCK0/TO0
P
UART0 clock I/O, Reload timer 0 output
When UART0 clock output is not allowed, reload timer 0 can be output by
allowing it.
This pin is available as a port when neither UART0 clock output nor reload
timer output is allowed.
112
PH1/SOT0
P
UART0 data output
This function is enabled when UART0 data output is allowed.
This pin is available as a port when UART0 clock output is not allowed.
P
UART0 data input
Since this input is used more or less continuously while UART0 is engaged in input operations, output by the port needs to be stopped except
when it is performed deliberately.
This pin is available as a port when UART0 data input is not in use.
F
DMA external transfer request input
Since this input is used more or less continuously when selected as a
DMAC transfer factor, output by the port needs to be stopped except when
it is performed deliberately.
This pin is available as a port when DMA external transfer request input is
not in use.
113
114
PH0/SIN0
DREQ0/PL0
(Continued)
9
MB91F155A/MB91155/MB91154
Pin No.
Pin name
Circuit
type
Function
115
DACK0/PL1
F
DMA external transfer request acceptance output
This function is enabled when the DMAC external transfer request acceptance is allowed to be output.
This pin is available as a port when the DMAC transfer request acceptance is not allowed to be output.
116
DEOP0/PL2
F
DMA external transfer end output
This function is enabled when the end of DMAC external transfer is allowed to be output.
F
DMA external transfer request input
Since this input is used more or less continuously when selected as a
DMAC transfer factor, output by the port needs to be stopped except when
it is performed deliberately.
This pin is available as a port when DMA external transfer request input is
not in use.
117
DREQ1/PL3
118
DACK1/PL4
F
DMA external transfer request acceptance output
This function is enabled when the DMAC external transfer request acceptance is allowed to be output.
This pin is available as a port when DMAC transfer request acceptance
output is not allowed.
119
DEOP1/PL5
F
DMA external transfer end output
This function is enabled when the end of DMAC external transfer is allowed to be output.
F
DMA external transfer request input
Since this input is used more or less continuously when selected as a
DMAC transfer factor, output by the port needs to be stopped except when
it is performed deliberately.
This pin is available as a port when DMA external transfer request input is
not in use.
120
DREQ2/PL6
121
DACK2/PL7
F
DMA external transfer request acceptance output
This function is enabled when the DMAC external transfer request acceptance is allowed to be output.
This pin is available as a port when DMAC transfer request acceptance
output is not allowed.
123
124
125
DA2
DA1
DA0
D/A converter output
This function is enabled when D/A converter output is allowed.
126
DAVS
Power supply pin for the D/A converter
127
DAVC
Power supply pin for the D/A converter
128
AVCC
Vcc power supply for the A/D converter
129
AVRH
A/D converter reference voltage (high potential side)
Be sure to turn on/off this pin with potential higher than AVRH applied to
VCC.
130
AVRL
A/D converter reference voltage (low potential side)
131
AVSS
VSS power supply for the A/D converter
(Continued)
10
MB91F155A/MB91155/MB91154
(Continued)
Circuit
type
Function
AN0/PK0
AN1/PK1
AN2/PK2
AN3/PK3
AN4/PK4
AN5/PK5
AN6/PK6
AN7/PK7
N
A/D converter analog input
These pins are enabled when the AIC register is designated for analog
input.
These pins are available as ports when A/D converter analog input is
not in use.
141
TEST
G
The TEST pin must be connected to the power supply (VCC)
142
143
X0A
X1A
K
Low-speed clock (32 kHz) oscillation pin
27, 56, 68,
77, 97,
122, 140
VCC
Power supply pin (VCC) for digital circuit
Always power supply pin (VCC) must be connected to the power
supply
9, 26, 44,
59, 98,
101, 144
VSS
Earth level (VSS) for digital circuit
Always power supply pin (VSS) must be connected to the power
supply
Pin No.
Pin name
132
133
134
135
136
137
138
139
Note : On the majority of pins listed above, the I/O port and the resource I/O are multiplexed, such as XXXX/Pxx.
When the port and the resource output compete against each other on these pins, priority is given to the
resource.
11
MB91F155A/MB91155/MB91154
■ I/O CIRCUIT TYPE
Type
Circuit
Remarks
X1
Xout
A
• High-speed oscillation circuit
(16.5 MHz)
Oscillation feedback resistor
= approx. 1 MΩ
X0
Standby control signal
• CMOS hysteresis input pin
CMOS hysteresis input
(standby control not attached)
Pullup resistor
B
Digital input
Pout
Nout
C
• CMOS level I/O pin
CMOS level output
CMOS level input
(attached with standby control)
IOL = 4 mA
R
CMOS input
Standby control
Pout
Nout
F
• CMOS hysteresis I/O pin
CMOS level output
CMOS hysteresis input
(attached with standby control)
IOL = 4 mA
R
Hysteresis input
Standby control
(Continued)
12
MB91F155A/MB91155/MB91154
Type
Circuit
Remarks
• CMOS level input pin
CMOS level input
(standby control not attached)
G
R
Digital input
Pullup control
Pout
R
H
Nout
• CMOS hysteresis I/O pin with pullup control
CMOS level output
CMOS level input
(standby control not attached)
Pullup resistance
= approx. 50 kΩ (Typ.)
R
Hysteresis input
IOL = 4 mA
• Clock oscillation circuit (32 kHz)
X1A
Xout
K
X0A
Pout
Nout
N
R
CMOS input
• Analog/CMOS level I/O pin.
CMOS level output
CMOS level input
(attached with standby control)
Analog input (Analog input is enabled when AIC’s corresponding
bit is set to “1.”)
IOL = 4 mA
Standby control
Analog input
(Continued)
13
MB91F155A/MB91155/MB91154
(Continued)
Type
Circuit
Remarks
Pullup control
Pout
R
O
Nout
R
Hysteresis input
• CMOS hysteresis I/O pin
with pullup control
CMOS level output
CMOS hysteresis input
(attached with standby control)
Pullup resistance
= approx. 50 kΩ (Typ.)
IOL = 4 mA
Standby control
Pullup control
Open drain control
R
P
Nout
R
• CMOS hysteresis I/O pin
with pullup control.
CMOS level output
(attached with open drain control)
CMOS hysteresis input
(attached with standby control)
Pullup resistance
= approx. 50 kΩ (Typ.)
Hysteresis input
Standby control
Nout
Q
• Open drain I/O pin
• 5 V tolerance of voltage
• CMOS hysteresis input
(attached with standby control)
IOL = 15 mA
R
Hysteresis input
Standby control
14
IOL = 4 mA
MB91F155A/MB91155/MB91154
■ HANDLING DEVICES
1. Preventing Latchup
In CMOS ICs, applying voltage higher than VCC or lower than VSS to input/output pin or applying voltage over
rating across VCC and VSS may cause latchup.
This phenomenon rapidly increases the power supply current, which may result in thermal breakdown of the
device. Make sure to prevent the voltage from exceeding the maximum rating.
2. Treatment of Pins
• Treatment of unused pins
Unused pins left open may cause malfunctions. Make sure to connect them to pull-up or pull-down resistors.
• Treatment of open pins
Be sure to use open pins in open state.
• Treatment of output pins
Shortcircuiting an output pin with the power supply or with another output pin or connecting a large-capacity
load may causes a flow of large current. If this conditions continues for a lengthy period of time, the device
deteriorates. Take great care not to exceed the absolute maximum ratings.
• Mode pins (MD0-MD2)
These pins should be used directly connected to either VCC or VSS. In order to prevent noise from causing
accidental entry into test mode, keep the pattern length as short as possible between each mode pin and VCC
or VSS on the board and connect them with low impedance.
• Power supply pins
When there are several VCC and VSS pins, each of them is equipotentially connected to its counterpart inside
of the device, minimizing the risk of malfunctions such as latch up. To further reduce the risk of malfunctions,
to prevent EMI radiation, to prevent strobe signal malfunction resulting from creeping-up of ground level and
to observe the total output current standard, connect all VCC and VSS pins to the power supply or GND.
It is preferred to connect VCC and VSS of MB91F155/MB91154 to power supply with minimal impedance possible.
It is also recommended to connect a ceramic capacitor as a bypass capacitor of about 0.1 µF between VCC and
VSS at a position as close as possible to MB91F155/MB91154.
• Crystal oscillator circuit
Noises around X0, X1, X0A, and X1A pins may cause malfunctions of MB91F155/MB91154. In designing the
PC board, layout X0, X1 (X0A, X1A) and crystal oscillator (or ceramic oscillator) and bypass capacitor for
grounding as close as possible.
It is strongly recommended to design PC board so that X0, X1, X0A, and X1A pins are surrounded by grounding
area for stable operation.
The MB91F155A, MB91155 and MB91154 devices do not contain a feedback resistor. To use the clock function,
you need to connect an external resistor.
X0A
X1A
MB91F155A/MB91155/MB91154
3. Precautions
• External Reset Input
It takes at least 5 machine cycle to input “L” level to the RST pin and to ensure inner reset operation properly.
• External Clocks
When using an external clock, normally, a clock of which the phase is opposite to that of X0 must be supplied
to the X0 and X1 pins simultaneously. However, when using the clock along with STOP (oscillation stopped)
15
MB91F155A/MB91155/MB91154
mode, the X1 pin stops when “H” is input in STOP mode. To prevent one output from competing against another,
an external resistor of about 1 kΩ should be provided.
The following figure shows an example usage of an external clock.
Figure 2.1 An example usage of an external clock
X0
X1
MB91F155A/MB91155/MB91154
4. Care During Powering Up
• When powering up
When turning on the power supply, never fail to start from setting the RST pin to “L” level. And after the power
supply voltage goes to VCC level, at least after ensuring the time for 5 machine cycle, then set to “H” level.
• Source oscillation input
At turning on the power supply, never fail to input the clock before cancellation of the oscillation stabilizing
waiting.
• Power on resetting
When powering up or when turning the power back on after the supply voltage drops below the operation
assurance range, be sure to reset the power.
• Power on sequence
Turn on the power in the order of VCC, AVCC and AVRH. The power should be disconnected in inverse order.
• Even when an AD converter is not in use, connect AVCC to the VCC level and AVSS to the VSS level.
• Even when a DA converter is not in use, connect DAVC to the VCC level and DAVS to the VSS level.
5. When the Clock Function (Calendar Macro) Is Not in Use
Not using the clock function, the clock oscillation pin must be configured as shown below.
X0A
OPEN
X1A
MB91F155A/MB91155/MB91154
This product type does not allow the clock crystal oscillator to be stopped with software.
16
MB91F155A/MB91155/MB91154
■ BLOCK DIAGRAM
• MB91F155A, MB91155
FR30 CPU Core
D - Bus
( )
I - Bus
4
OSC
(2)
Calendar
External
Interrupt
X0 (I)
X1 (I)
PD7/INT15/ATG (I)
PD6/INT14/DEOP2
PD5/INT13/ZIN1
PD4/INT12/ZIN0
PD3/INT11/BIN1
PD2/INT10/AIN1
PD1/INT9/BIN0 (I)
PD0/INT8/AIN0 (I)
PC7/INT7/CS3
PC6/INT6/CS2
PC5/INT5/CS1
PC4/INT4/CS0
PC3/INT3
PC2/INT2
PC1/INT1
PC0/INT0 (I)
External
Bus CTL
( )
RAM
2 KB
ROM
510 KB
UART 4 ch
UTIMER 4 ch
16 bit
Reload Timer
4 ch
16 bit
Free RUN Timer
1 ch
16 bit PPG
P
O
R
T
Clock
Control
Interrupt
Controller
8
P
O
R
T
C
8
16 ch
6
P
O
R
T
J
2
P
O
R
T
16 bit
Output Compare
8 ch
K
8 bit
Up/Down
Counter
2 ch
External
Interrupt
I
16 bit
Input Capture
4 ch
10 bit 8 input
A/D converter
D
P
O
R
T
6 ch
8
OSC
(2)
H
6
( )
L
( )
( )
C - Bus
7
P
O
R
T
P
O
R
T
D - Bus
( )
I - Bus
)
PL7/DACK2
PL6/DREQ2
PL5/DEOP1
PL4/DACK1
PL3/DREQ1
PL2/DEOP0 (O)
PL1/DACK0 (O)
PL0/DREQ0 (I)
G
6
8
(
Up/Down
Counter
P
O
R
T
)
A/D
DMAC
P86/CLK (O)
P85/WR1 (O)
P84/WR0
P83/RD (O)
P82/BRQ (I)
P81/BGRNT (O)
P80/RDY (I)
R - Bus
8
P
O
R
T
F
5
8 bit 3 output
D/A converter
I 2C
Interface
1 ch
D
A
3
X0A
X1A
Clock
PE7/OC7
PE6/OC6
PE5/OC5
PE4/OC4
PE3/OC3
PE2/OC2
PE1/OC1
PE0/OC0
Output
Compare
PG5/PPG5
PG4/PPG4
PG3/PPG3
PG2/PPG2
PG1/PPG1
PG0/PPG0
PPG
PH0/SIN0
PH1/SOT0
PH2/SCK0/TO0
PH3/SIN1
PH4/SOT1
UART
PH5/SCK1/TO1 TOX:
Reload
PI0/SIN2
Timer
PI1/SOT2
PI2/SCK2/TO2
PI3/SIN3
PI4/SOT3
PI5/SCK3/TO3
PJ0/SCL
PJ1/SDA
I2C
PK0/AN0
PK1/AN1
PK2/AN2
PK3/AN3
PK4/AN4
PK5/AN5
PK6/AN6
PK7/AN7
A/D
PF4
PF3/IN3
PF2/IN2
PF1/IN1
PF0/IN0
Input
Capture
DA2
DA1
DA0
(
Clock
( )
∼
DMAC
24
P
O
R
T
Bit Search
D - Bus
8
( )
∼
Bus
Control
P40/A0
DMAC 8 ch
( )
∼
∼
P67/A23 (O)
P
O
R
T
6
/
5
/
4
P50/A8
P47/A7
E
( )
∼
∼
P20/D16
16
P
O
R
T
Data RAM
32 KB
( )
P30/D24
P27/D23
P60/A16
P57/A15
Address
∼
∼
DATA
P
O
R
T
3
/
2
( )
P37/D31 (IO)
( )
M
O
D
E
MD0
MD1
MD2
RST
17
MB91F155A/MB91155/MB91154
• MB91154
M
O
D
E
FR30 CPU Core
I - Bus
D - Bus
)
MD0
MD1
MD2
RST
4
(
OSC
(2)
Calendar
P67/A23 (O)
P
O
R
T
6
/
5
/
4
)
∼
24
)
(
I - Bus
P
O
R
T
D - Bus
18
(
)
)
16 bit
Free RUN Timer
1 ch
(
P
O
R
T
16 bit PPG
P
O
R
T
J
2
6 ch
16 bit
Input Capture
4 ch
P
O
R
T
16 bit
Output Compare
8 ch
K
)
L
ROM
384 KB
( )
P
O
R
T
I
6
Output
Compare
PG5/PPG5
PG4/PPG4
PG3/PPG3
PG2/PPG2
PG1/PPG1
PG0/PPG0
PPG
PH0/SIN0
PH1/SOT0
PH2/SCK0/TO0
PH3/SIN1
PH4/SOT1
UART
PH5/SCK1/TO1 TOX:
Reload
PI0/SIN2
Timer
PI1/SOT2
PI2/SCK2/TO2
PI3/SIN3
PI4/SOT3
PI5/SCK3/TO3
PJ0/SCL
PJ1/SDA
I2C
PK0/AN0
PK1/AN1
PK2/AN2
PK3/AN3
PK4/AN4
PK5/AN5
PK6/AN6
PK7/AN7
A/D
P
O
R
T
Clock
Control
Interrupt
Controller
10 bit 8 input
A/D converter
D
8
P
O
R
T
C
8
8
(
OSC
(2)
)
(
8
8 bit
Up/Down
Counter
2 ch
P
O
R
T
F
)
External
Interrupt
16 bit
Reload Timer
4 ch
Clock
PE7/OC7
PE6/OC6
PE5/OC5
PE4/OC4
PE3/OC3
PE2/OC2
PE1/OC1
PE0/OC0
5
PF4
PF3/IN3
PF2/IN2
PF1/IN1
PF0/IN0
(
Up/Down
Counter
PD7/INT15/ATG (I)
PD6/INT14/DEOP2
PD5/INT13/ZIN1
PD4/INT12/ZIN0
PD3/INT11/BIN1
PD2/INT10/AIN1
PD1/INT9/BIN0 (I)
PD0/INT8/AIN0 (I)
PC7/INT7/CS3
PC6/INT6/CS2
PC5/INT5/CS1
PC4/INT4/CS0
PC3/INT3
PC2/INT2
PC1/INT1
PC0/INT0 (I)
RAM
2 KB
H
6
)
A/D
DMAC
X0 (I)
X1 (I)
External
Bus CTL
7
(
Clock
C - Bus UART 4 ch
UTIMER 4 ch
8
)
DMAC
PL7/DACK2
PL6/DREQ2
PL5/DEOP1
PL4/DACK1
PL3/DREQ1
PL2/DEOP0 (O)
PL1/DACK0 (O)
PL0/DREQ0 (I)
P
O
R
T
(
Bus
Control
P86/CLK (O)
P85/WR1 (O)
P84/WR0
P83/RD (O)
P82/BRQ (I)
P81/BGRNT (O)
P80/RDY (I)
G
6
(
P40/A0
R - Bus
External
Interrupt
16 ch
8 bit 3 output
D/A converter
I 2C
Interface
1 ch
D
A
)
P50/A8
P47/A7
P
O
R
T
Bit Search
D - Bus
8
3
(
∼
Address
∼
P60/A16
P57/A15
DMAC 8 ch
(
16
∼
P20/D16
)
)
∼
∼
E
(
P30/D24
P27/D23
P
O
R
T
Data RAM
20 KB
)
∼
∼
DATA
P
O
R
T
3
/
2
(
P37/D31 (IO)
X0A
X1A
DA2
DA1
DA0
Input
Capture
MB91F155A/MB91155/MB91154
■ CPU CORE
1. Memory Space
The FR family has a logical address space of 4 Gbytes (232 bytes) and the CPU linearly accesses the memory
space.
• Direct addressing area
The following area in the address space is used for I/O.
This area is called direct addressing area and an operand address can be specified directly in an instruction.
The direct addressing area varies with the data size to be accessed as follows :
→ byte data access :
0-0FFH
→ half word data access : 0-1FFH
→ word data access :
0-3FFH
2. Memory Map
• MB91F155, MB91155 Memory Space
External ROMexternal bus mode
Internal ROMexternal bus mode
Single-chip mode
I/O
I/O
I/O
Direct
addressing
area
I/O
I/O
I/O
See "■ I/O MAP"
Not accessible
Not accessible
Not accessible
32 KB
internal RAM
32 KB
internal RAM
32 KB
internal RAM
Not accessible
Not accessible
Not accessible
0000 0000H
0000 0400H
0000 0800H
0000 1000H
0000 9000H
0001 0000H
0001 0000H
External area
Not accessible
0008 0000H
External area
2 KB internal RAM
2 KB internal RAM
510 KB
internal ROM
510 KB
internal ROM
0008 0800H
0010 0000H
External area
FFFF FFFFH
Not accessible
FFFF FFFFH
Note : External areas are not accessible in single-chip mode.
19
MB91F155A/MB91155/MB91154
• MB91154 Memory Space
External ROMexternal bus mode
Internal ROMexternal bus mode
Single-chip mode
I/O
I/O
I/O
Direct
addressing
area
I/O
I/O
I/O
See "■ I/O MAP"
Not accessible
Not accessible
Not accessible
20 KB
internal RAM
20 KB
internal RAM
20 KB
internal RAM
Not accessible
Not accessible
Not accessible
0000 0000H
0000 0400H
0000 0800H
0000 1000H
0000 6000H
0001 0000H
0001 0000H
External area
Not accessible
0008 0000H
2 KB internal RAM
2 KB internal RAM
0008 0800H
External area
Not accessible
Not accessible
384 KB
internal ROM
384 KB
internal ROM
000A 0000H
0010 0000H
External area
FFFF FFFFH
Note : External areas are not accessible in single-chip mode.
20
Not accessible
FFFF FFFFH
MB91F155A/MB91155/MB91154
3. Registers
The family of FR microcontrollers has two types of registers : the registers residing in the CPU which are dedicated
to applications and the general-purpose registers residing in the memory.
• Dedicated registers :
Program counter (PC)
Program status (PS)
Tablebase register (TBR)
: A 32-bit register to indicate the location where an instructions is stored.
: A 32-bit register to store a register pointer or a condition code.
: Holds the vector table lead address used when EIT (exceptions/interrupt/
trap) is processed.
Return pointer (RP)
: Holds the address to return from a subroutine to.
System stack pointer (SSP) : Points to the system stack space.
User stack pointer (USP)
: Points to the user stack space.
Multiplication and division result register (MDH/MDL) : A 32-bit multiplication and division register.
Initial value
32 bit
PC
Program counter
PS
Program status
XXXX XXXXH (Undefined)
Tablebase register
000F FC00H
Return pointer
XXXX XXXXH (Undefined)
SSP
System stack pointer
0000 0000H
USP
User stack pointer
XXXX XXXXH (Undefined)
TBR
RP
MDH
Multiplication and division register
XXXX XXXXH (Undefined)
XXXX XXXXH (Undefined)
MDL
• Program status (PS)
The PS register holds program status and is further divided into three registers which are a Condition Code
Register (CCR) , a System condition Code Register (SCR) , and an Interrupt Level Mask register (ILM) .
31
PS
20
19
18
17
16
ILM4 ILM3 ILM2 ILM1 ILM0
ILM
10
9
8
7
6
5
4
3
2
1
0
D1
D0
T
S
I
N
Z
V
C
SCR
CCR
21
MB91F155A/MB91155/MB91154
• Condition Code Register (CCR)
S flag : Designates the stack pointer for use as R15.
I flag
: Controls enabling and disabling of user interrupt requests.
N flag : Indicates the sign when arithmetic operation results are considered to be an integer represented
by 2’s complement.
Z flag : Indicates if arithmetic results were “0.”
V flag : Considers the operand used for an arithmetic operation to be an integer represented by 2’s complement and indicates if the operation resulted in an overflow.
C flag : Indicates whether or not an arithmetic operation resulted in a carry or a borrow from the most significant bit.
• System condition Code Register (SCR)
T flag : Designates whether or not to enable step trace trap.
• Interrupt Level Mask register (ILM)
ILM4 to ILM0
: Holds an interrupt level mask value to be used for level masking.
An interrupt request is accepted only if the corresponding interrupt level among interrupt
requests input to the CPU is higher than the value indicated by the ILM register.
22
ILM4
ILM3
ILM2
ILM1
ILM0
Interrupt level
High-Low
0
0
0
0
0
0
Higher
0
1
0
0
0
15
1
1
1
1
1
31
Lower
MB91F155A/MB91155/MB91154
■ GENERAL-PURPOSE REGISTERS
General-purpose registers are CPU registers R0 through R15 and used as accumulators during various operations and as memory access pointers (fields indicating addresses) .
• Register Bank Configuration
32 bit
R0
Initial value
XXXX XXXXH
R1
R12
R13
AC (Accumulator)
R14
FP (Frame Pointer)
XXXX XXXXH
R15
SP (Stack Pointer)
0000 0000H
Of the 16 general-purpose registers, the following registers are assumed for specific applications. For this reason,
some instructions are enhanced.
R13 : Virtual accumulator (AC)
R14 : Frame pointer (FP)
R15 : Stack pointer (SP)
Initial values to which R0 through R14 are reset are not defined. The initial value of R15 is 0000 0000H (the SSP
value) .
23
MB91F155A/MB91155/MB91154
■ SETTING MODE
1. Mode Pins
As shown in Table 1 three pins, MD2, 1, and 0 are used to indicate an operation.
Table 1 Mode pins and set modes
Mode pin
Reset vector
External data
Mode name
access area
bus width
MD2 MD1 MD0
0
0
0
External vector mode 0
External
8 bits
0
0
1
External vector mode 1
External
16 bits
0
1
0
External vector mode 2
External
32 bits
0
1
1
External vector mode
Internal
(Mode register)
1
External ROM bus mode
Not available on this
product type
Single-chip mode
Not available
2. Mode Data
The data which the CPU writes to “0000 07FFH” after reset is called mode data.
It is the mode register (MODR) that exists at “0000 07FFH.” Once a mode is set in this register, operations will
take place in that mode. The mode register can be written only once after reset.
The mode specified in the register is enabled immediately after it is written.
MODR
Address : 0000 07FFH
M1
M0
∗
∗
∗
∗
∗
∗
Initial value Access
XXXXXXXX
W
Bus mode setting bits
W : Write only, X : Undefined
[bits 7 and 6] : M1, M0
These are bus mode setting bits. Specify the bus mode to be set to after writing to the mode register.
M1
M0
Function
Remarks
0
0
Single-chip mode
0
1
Internal ROM-external bus mode
1
0
External ROM-external bus mode
1
1
[bits 5 to 0] : ∗
These bits are reserved for the system.
“0” should be written to these bits at all times.
24
Setting not allowed
MB91F155A/MB91155/MB91154
[Precautions When Writing to the MODR]
Before writing to the MODR, be sure to set AMD0 through 5 and determine the bus width in each CS (Chip
Select) area.
The MODR does not have bus width setting bits.
The bus width value set with mode pins MD2 through 0 is enabled before writing to the MODR and the bus width
value set with BW1 and 0 of AMD0 through 5 is enabled after writing to the MODR.
For example, the external reset vector is normally executed with area 0 (the area where CS0 is active) and the
bus width at that time is determined by pins MD 2 through 0. Suppose that the bus width is set to 32 or 16 bits
in MD2 though 0 but no value is specified in AMD 0. If the MODR is written in this state, area 0 then switches
to 8-bit bus mode and operates the bus since the initial bus width in AMD0 is set to 8 bits. This causes a
malfunction.
In order to prevent this type of problem, AMD0 through 5 must always be set before writing to the MODR.
Writing to the MODR.
RST (Reset)
Designated bus width : MD2,1,0
AMD0 to AMD5 BW1, 0
25
MB91F155A/MB91155/MB91154
■ I/O MAP
Address
Register
+0
+1
000000H
PDR3 (R/W)
XXXXXXXX
PDR2 (R/W)
XXXXXXXX
000004H
PDR6 (R/W)
XXXXXXXX
+2
PDR5 (R/W)
XXXXXXXX
PDR4 (R/W)
XXXXXXXX
PDR8 (R/W)
- XXXXXXX
00000CH
Port Data Register
000010H
PDRF (R/W)
- - - XXXXX
PDRE (R/W)
XXXXXXXX
PDRD (R/W)
XXXXXXXX
PDRC (R/W)
XXXXXXXX
000014H
PDRJ (R/W)
- - - - - - 11
PDRI (R/W)
- - XXXXXX
PDRH (R/W)
- - XXXXXX
PDRG (R/W)
- - XXXXXX
PDRL (R/W)
XXXXXXXX
PDRK (R/W)
XXXXXXXX
000018H
Block
000008H
+3
00001CH
SSR0 (R, R/W)
00001000
SIDR0/SODR0
(R, W)
XXXXXXXX
SCR0 (R/W, W)
00000100
SMR0 (R/W)
00000 - 00
UART0
000020H
SSR1 (R, R/W)
00001000
SIDR1/SODR1
(R, W)
XXXXXXXX
SCR1 (R/W, W)
00000100
SMR1 (R/W)
00000 - 00
UART1
000024H
SSR2 (R, R/W)
00001000
SIDR2/SODR2
(R, W)
XXXXXXXX
SCR2 (R/W, W)
00000100
SMR2 (R/W)
00000 - 00
UART2
000028H
SSR3 (R, R/W)
00001000
SIDR3/SODR3
(R, W)
XXXXXXXX
SCR3 (R/W, W)
00000100
SMR3 (R/W)
00000 - 00
UART3
00002CH
TMRLR0 (W)
XXXXXXXX XXXXXXXX
TMR0 (R)
XXXXXXXX XXXXXXXX
000030H
TMCSR0 (R/W)
- - - - 0000 00000000
000034H
TMRLR1 (W)
XXXXXXXX XXXXXXXX
TMR1 (R)
XXXXXXXX XXXXXXXX
000038H
TMCSR1 (R/W)
- - - - 0000 00000000
00003CH
TMRLR2 (W)
XXXXXXXX XXXXXXXX
TMR2 (R)
XXXXXXXX XXXXXXXX
000040H
TMCSR2 (R/W)
- - - - 0000 00000000
Reload Timer 0
Reload Timer 1
Reload Timer 2
(Continued)
26
MB91F155A/MB91155/MB91154
Address
Register
Block
000044H
TMRLR3 (W)
XXXXXXXX XXXXXXXX
TMR3 (R)
XXXXXXXX XXXXXXXX
000048H
TMCSR3 (R/W)
- - - - 0000 00000000
00004CH
CDCR1 (R/W)
0 - - - 0000
000050H
CDCR3 (R/W)
0 - - - 0000
CDCR0 (R/W)
0 - - - 0000
CDCR2 (R/W)
0 - - - 0000
000054H
to
000058H
RCR1 (W)
00000000
RCR0 (W)
00000000
UDCR1 (R)
00000000
UDCR0 (R)
00000000
000060H
CCRH0 (R/W)
00000000
CCRL0 (R/W, W)
- 000X000
CSR0 (R/W, R)
00000000
000064H
CCRH1 (R/W)
- 0000000
CCRL1 (R/W, W)
- 000X000
CSR1 (R/W, R)
00000000
000068H
IPCP1 (R)
XXXXXXXX XXXXXXXX
IPCP0 (R)
XXXXXXXX XXXXXXXX
00006CH
IPCP3 (R)
XXXXXXXX XXXXXXXX
IPCP2 (R)
XXXXXXXX XXXXXXXX
ICS23 (R/W)
00000000
OCCP1 (R/W)
XXXXXXXX XXXXXXXX
OCCP0 (R/W)
XXXXXXXX XXXXXXXX
000078H
OCCP3 (R/W)
XXXXXXXX XXXXXXXX
OCCP2 (R/W)
XXXXXXXX XXXXXXXX
00007CH
OCCP5 (R/W)
XXXXXXXX XXXXXXXX
OCCP4 (R/W)
XXXXXXXX XXXXXXXX
000080H
OCCP7 (R/W)
XXXXXXXX XXXXXXXX
OCCP6 (R/W)
XXXXXXXX XXXXXXXX
000084H
OCS2, 3 (R/W)
XXX00000 0000XX00
OCS0, 1 (R/W)
XXX00000 0000XX00
000088H
OCS6, 7 (R/W)
XXX00000 0000XX00
OCS4, 5 (R/W)
XXX00000 0000XX00
00008CH
TCDT (R/W)
00000000 00000000
TCCS (R/W)
0 - - - - - - - 00000000
000094H
STPR0 (R/W)
0000 - - - -
STPR1 (R/W)
00000000
GCN1 (R/W)
00110010 00010000
8/16 bit U/D Counter
16 bit ICU
ICS01 (R/W)
00000000
000074H
000090H
Communications
prescaler 1
Reserved
00005CH
000070H
Reload Timer 3
16 bit OCU
16 bit Freerun Timer
STPR2 (R/W)
000000 - -
Stop Register 0, 1, 2
GCN2 (R/W)
00000000
PPG ctl
(Continued)
27
MB91F155A/MB91155/MB91154
Address
Register
000098H
PTMR0 (R)
11111111 11111111
00009CH
PDUT0 (W)
XXXXXXXX XXXXXXXX
0000A0H
PTMR1 (R)
11111111 11111111
0000A4H
PDUT1 (W)
XXXXXXXX XXXXXXXX
0000A8H
PTMR2 (R)
11111111 11111111
0000ACH
PDUT2 (W)
XXXXXXXX XXXXXXXX
0000B0H
PTMR3 (R)
11111111 11111111
0000B4H
PDUT3 (W)
XXXXXXXX XXXXXXXX
0000B8H
PTMR4 (R)
11111111 11111111
0000BCH
PDUT4 (W)
XXXXXXXX XXXXXXXX
0000C0H
PTMR5 (R)
11111111 11111111
0000C4H
PDUT5 (W)
XXXXXXXX XXXXXXXX
0000C8H
0000CCH
EIRR0 (R/W)
00000000
0000DCH
0000E0H
0000E4H
0000E8H
0000ECH
to
0000F0H
PCSR0 (W)
XXXXXXXX XXXXXXXX
PCNH0 (R/W)
0000000 -
PCNL0 (R/W)
00000000
PCSR1 (W)
XXXXXXXX XXXXXXXX
PCNH1 (R/W)
0000000 -
PCNL1 (R/W)
00000000
PCSR2 (W)
XXXXXXXX XXXXXXXX
PCNH2 (R/W)
0000000 -
PCNL2 (R/W)
00000000
PCSR3 (W)
XXXXXXXX XXXXXXXX
PCNH3 (R/W)
0000000 -
PCNL3 (R/W)
00000000
PCSR4 (W)
XXXXXXXX XXXXXXXX
PCNH4 (R/W)
0000000 -
PCNL4 (R/W)
00000000
PCSR5 (W)
XXXXXXXX XXXXXXXX
ENIR0 (R/W)
00000000
ELVR0 (R/W)
00000000 00000000
0000D0H
to
0000D8H
Block
PCNH5 (R/W)
0000000 -
PCNL5 (R/W)
00000000
EIRR1 (R/W)
00000000
ENIR1 (R/W)
00000000
ELVR1 (R/W)
00000000 00000000
PPG0
PPG1
PPG2
PPG3
PPG4
PPG5
Ext int
Reserved
DACR2 (R/W)
-------0
DACR1 (R/W)
-------0
DACR0 (R/W)
-------0
DADR2 (R/W)
XXXXXXXX
DADR1 (R/W)
XXXXXXXX
DADR0 (R/W)
XXXXXXXX
ADCS1 (R/W, W)
00000000
ADCS0 (R/W)
00000000
A/D Converter
(Sequential type)
AICK (R/W)
00000000
Analog Input Control
ADCR (R, W)
00101- XX XXXXXXXX
D/A Converter
Reserved
(Continued)
28
MB91F155A/MB91155/MB91154
Address
Register
Block
0000F4H
PCRI (R/W)
- - 000000
PCRH (R/W)
- - 000000
0000F8H
OCRI (R/W)
- - 000000
OCRH (R/W)
- - 000000
0000FCH
DDRF (R/W)
- - - 00000
DDRE (R/W)
00000000
DDRD (R/W)
00000000
DDRC (R/W)
00000000
000100H
DDRI (R/W)
- 0000000
DDRH (R/W)
- - 000000
DDRG (R/W)
- - 000000
DDRL (R/W)
00000000
DDRK (R/W)
00000000
000108H
to
00011CH
000124H
PCRC (R/W)
00000000
000104H
000120H
PCRD (R/W)
00000000
Opendrain Control
IBCR (R/W)
00000000
IBSR (R)
00000000
IDAR (R/W)
XXXXXXXX
IADR (R/W)
- XXXXXXX
ICCR (R/W)
- - 0XXXXX
000200H
DPDP (R/W)
- - - - - - - - - - - - - - - - - - - - - - - - - 0000000
000204H
DACSR (R/W)
00000000 00000000 00000000 00000000
000208H
DATCR (R/W)
XXXXXXXX XXXX0000 XXXX0000 XXXX0000
00020CH
Reserved
DMAC
Reserved
000210H
CAC (R/W)
00000000
CA1 (R/W)
- - XXXXXX
CA2 (R/W)
- - XXXXXX
CA3 (R/W)
- - - XXXXX
000214H
CA4 (R/W)
- - - XXXXX
CA5 (R/W)
- - - - - XXX
CA6 (R/W)
- - - - XXXX
CA7 (R/W)
- XXXXXXX
000220H
to
0003ECH
I2C Interface
00021CH
Data Direction
Register
Reserved
000128H
to
0001FCH
000218H
Pull Up Control
Reserved
CAS (R/W)
0------0
Calendar
Calendar
Reserved
(Continued)
29
MB91F155A/MB91155/MB91154
Address
Register
Block
0003F0H
BSD0 (W)
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
0003E4H
BSD1 (R/W)
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
0003F8H
BSDC (W)
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
0003FCH
BSRR (R)
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000400H
ICR00 (R/W)
- - - - 1111
ICR01 (R/W)
- - - - 1111
ICR02 (R/W)
- - - - 1111
ICR03 (R/W)
- - - - 1111
000404H
ICR04 (R/W)
- - - - 1111
ICR05 (R/W)
- - - - 1111
ICR06 (R/W)
- - - - 1111
ICR07 (R/W)
- - - - 1111
000408H
ICR08 (R/W)
- - - - 1111
ICR09 (R/W)
- - - - 1111
ICR10 (R/W)
- - - - 1111
ICR11 (R/W)
- - - - 1111
00040CH
ICR12 (R/W)
- - - - 1111
ICR13 (R/W)
- - - - 1111
ICR14 (R/W)
- - - - 1111
ICR15 (R/W)
- - - - 1111
000410H
ICR16 (R/W)
- - - - 1111
ICR17 (R/W)
- - - - 1111
ICR18 (R/W)
- - - - 1111
ICR19 (R/W)
- - - - 1111
000414H
ICR20 (R/W)
- - - - 1111
ICR21 (R/W)
- - - - 1111
ICR22 (R/W)
- - - - 1111
ICR23 (R/W)
- - - - 1111
000418H
ICR24 (R/W)
- - - - 1111
ICR25 (R/W)
- - - - 1111
ICR26 (R/W)
- - - - 1111
ICR27 (R/W)
- - - - 1111
00041CH
ICR28 (R/W)
- - - - 1111
ICR29 (R/W)
- - - - 1111
ICR30 (R/W)
- - - - 1111
ICR31 (R/W)
- - - - 1111
000420H
ICR32 (R/W)
- - - - 1111
ICR33 (R/W)
- - - - 1111
ICR34 (R/W)
- - - - 1111
ICR35 (R/W)
- - - - 1111
000424H
ICR36 (R/W)
- - - - 1111
ICR37 (R/W)
- - - - 1111
ICR38 (R/W)
- - - - 1111
ICR39 (R/W)
- - - - 1111
000428H
ICR40 (R/W)
- - - - 1111
ICR41 (R/W)
- - - - 1111
ICR42 (R/W)
- - - - 1111
ICR43 (R/W)
- - - - 1111
00042CH
ICR44 (R/W)
- - - - 1111
ICR45 (R/W)
- - - - 1111
ICR46 (R/W)
- - - - 1111
ICR47 (R/W)
- - - - 1111
000430H
DICR (R/W)
-------0
HRCL (R/W)
- - - - 1111
000434H
to
00047CH
RSRR/WTCR
(R, W)
1-XXX-00
STCR (R/W, W)
000111- -
000484H
GCR (R/W, R)
110011-1
WPR (W)
XXXXXXXX
Interrupt Control unit
Delay int
000480H
Bit Search Module
Reserved
PDRR (R/W)
- - - - 0000
CTBR (W)
XXXXXXXX
Clock Control unit
(Continued)
30
MB91F155A/MB91155/MB91154
Address
000488H
Register
PTCR (R/W)
00XX0XXX
Block
00048CH
to
0005FCH
PLL Control
Reserved
000600H
DDR3 (W)
00000000
DDR2 (W)
00000000
000604H
DDR6 (W)
00000000
DDR5 (W)
00000000
DDR4 (W)
00000000
DDR8 (W)
- 0000000
000608H
00060CH
ASR1 (W)
00000000 00000001
AMR1 (W)
00000000 00000000
000610H
ASR2 (W)
00000000 00000010
AMR2 (W)
00000000 00000000
000614H
ASR3 (W)
00000000 00000011
AMR3 (W)
00000000 00000000
000618H
ASR4 (W)
00000000 00000100
AMR4 (W)
00000000 00000000
00061CH
ASR5 (W)
00000000 00000101
AMR5 (W)
00000000 00000000
000620H
AMD0 (R/W)
- - - 00111
000624H
AMD5 (R/W)
0 - - 00000
000628H
AMD1 (R/W)
0 - - 00000
AMD32 (R/W)
00000000
EPCR0 (W)
- - - - 1100 -1111111
000634H
to
0007BCH
EPCR1 (W)
- - - - - - - - 11111111
Reserved
PCR6 (R/W)
00000000
Pull Up Control
Reserved
0007C0H
FLCR (R/W, R)
000XXXX0
0007C4H
FWTC (R/W, W)
- - - - - 000
0007C8H
to
0007F8H
AMD4 (R/W)
0 - - 00000
T-unit
00062CH
000630H
Data Direction
Register
FLASH Control
Reserved
(Continued)
31
MB91F155A/MB91155/MB91154
(Continued)
Address
0007FCH
Register
LER (W)
- - - - - 000
Block
MODR (W)
XXXXXXXX
Note : Do not execute RMW instructions on registers having a write-only bit.
RMW instructions (RMW : Read Modify Write)
AND
Rj, @Ri
OR
Rj, @Ri
EOR
Rj, @Ri
ANDH Rj, @Ri
ORH Rj, @Ri
EORH Rj, @Ri
ANDB Rj, @Ri
ORB Rj, @Ri
EORB Rj, @Ri
BANDL #u4, @Ri
BORL #u4, @Ri
BEORL #u4, @Ri
BANDH #u4, @Ri
BORH #u4, @Ri
BEORH #u4, @Ri
Data is undefined in “Reserved” or () areas.
() :
R/W :
R:
W:
:
X:
32
Access
Read/Write enabled
Read only
Write only
Not in use
Undefined
Little Endian
Register
Mode Register
MB91F155A/MB91155/MB91154
■ INTERRUPT FACTORS AND ASSIGNMENT OF INTERRUPT VECTORS AND RESISTERS
Interrupt No.
Decimal
Hex.
Interrupt
level
Offset
Default TBR
address
Reset
0
00
3FCH
000FFFFCH
Reserved for the system
1
01
3F8H
000FFFF8H
Reserved for the system
2
02
3F4H
000FFFF4H
Reserved for the system
3
03
3F0H
000FFFF0H
Reserved for the system
4
04
3ECH
000FFFECH
Reserved for the system
5
05
3E8H
000FFFE8H
Reserved for the system
6
06
3E4H
000FFFE4H
Reserved for the system
7
07
3E0H
000FFFE0H
Reserved for the system
8
08
3DCH
000FFFDCH
Reserved for the system
9
09
3D8H
000FFFD8H
Reserved for the system
10
0A
3D4H
000FFFD4H
Reserved for the system
11
0B
3D0H
000FFFD0H
Reserved for the system
12
0C
3CCH
000FFFCCH
Reserved for the system
13
0D
3C8H
000FFFC8H
Undefined instruction exception
14
0E
3C4H
000FFFC4H
Reserved for the system
15
0F
3C0H
000FFFC0H
External interrupt 0
16
10
ICR00
3BCH
000FFFBCH
External interrupt 1
17
11
ICR01
3B8H
000FFFB8H
External interrupt 2
18
12
ICR02
3B4H
000FFFB4H
External interrupt 3
19
13
ICR03
3B0H
000FFFB0H
External interrupt 4
20
14
ICR04
3ACH
000FFFACH
External interrupt 5
21
15
ICR05
3A8H
000FFFA8H
External interrupt 6
22
16
ICR06
3A4H
000FFFA4H
External interrupt 7
23
17
ICR07
3A0H
000FFFA0H
External interrupts 8 - 15
24
18
ICR08
39CH
000FFF9CH
Reserved for the system
25
19
398H
000FFF98H
UART0 (receiving complete)
26
1A
ICR10
394H
000FFF94H
UART1 (receiving complete)
27
1B
ICR11
390H
000FFF90H
UART2 (receiving complete)
28
1C
ICR12
38CH
000FFF8CH
UART3 (receiving complete)
29
1D
ICR13
388H
000FFF88H
Reserved for the system
30
1E
384H
000FFF84H
UART0 (sending complete)
31
1F
ICR15
380H
000FFF80H
UART1 (sending complete)
32
20
ICR16
37CH
000FFF7CH
UART2 (sending complete)
33
21
ICR17
378H
000FFF78H
Factor
(Continued)
33
MB91F155A/MB91155/MB91154
Interrupt No.
Decimal
Hex.
Interrupt
level
Offset
Default TBR
address
34
22
ICR18
374H
000FFF74H
IC
35
23
ICR19
370H
000FFF70H
DMAC (End, Error)
36
24
ICR20
36CH
000FFF6CH
Reload timer 0
37
25
ICR21
368H
000FFF68H
Reload timer 1
38
26
ICR22
364H
000FFF64H
Reload timer 2
39
27
ICR23
360H
000FFF60H
Reload timer 3
40
28
ICR24
35CH
000FFF5CH
A/D (sequential type)
42
2A
ICR26
354H
000FFF54H
PPG0
43
2B
ICR27
350H
000FFF50H
PPG1
44
2C
ICR28
34CH
000FFF4CH
PPG2
45
2D
ICR29
348H
000FFF48H
PPG3
46
2E
ICR30
344H
000FFF44H
PPG4
47
2F
ICR31
340H
000FFF40H
PPG5
48
30
ICR32
33CH
000FFF3CH
U/Dcounter 0
(compare/underflow, overflow, up-down
inversion)
49
31
ICR33
338H
000FFF38H
U/Dcounter 1
(compare/underflow, overflow, up-down
inversion
50
32
ICR34
334H
000FFF34H
ICU0 (Read)
51
33
ICR35
330H
000FFF30H
ICU1 (Read)
52
34
ICR36
32CH
000FFF2CH
ICU2 (Read)
53
35
ICR37
328H
000FFF28H
ICU3 (Read)
54
36
ICR38
324H
000FFF24H
OCU0 (Match)
55
37
ICR39
320H
000FFF20H
OCU1 (Match)
56
38
ICR40
31CH
000FFF1CH
OCU2 (Match)
57
39
ICR41
318H
000FFF18H
OCU3 (Match)
58
3A
ICR42
314H
000FFF14
OCU4/5 (Match)
59
3B
ICR43
310H
000FFF10H
OCU6/7 (Match)
60
3C
ICR44
30CH
000FFF0CH
Reserved for the system
61
3D
308H
000FFF08H
16-bit free-run timer
62
3E
ICR46
304H
000FFF04H
Delay interrupt factor bit
63
3F
ICR47
300H
000FFF00H
Factor
UART3 (sending complete)
2
(Continued)
34
MB91F155A/MB91155/MB91154
(Continued)
Interrupt No.
Decimal
Hex.
Interrupt
level
Offset
Default TBR
address
Reserved for the system
(used by REALOS*)
64
40
2FCH
000FFEFCH
Reserved for the system
(used by REALOS*)
65
41
2F8H
000FFEF8H
Reserved for the system
66
42
2F4H
000FFEF4H
Reserved for the system
67
43
2F0H
000FFEF0H
Reserved for the system
68
44
2ECH
000FFEECH
Reserved for the system
69
45
2E8H
000FFEE8H
Reserved for the system
70
46
2E4H
000FFEE4H
Reserved for the system
71
47
2E0H
000FFEE0H
Reserved for the system
72
48
2DCH
000FFEDCH
Reserved for the system
73
49
2D8H
000FFED8H
Reserved for the system
74
4A
2D4H
000FFED4H
Reserved for the system
75
4B
2D0H
000FFED0H
Reserved for the system
76
4C
2CCH
000FFECCH
Reserved for the system
77
4D
2C8H
000FFEC8H
Reserved for the system
78
4E
2C4H
000FFEC4H
Reserved for the system
79
4F
2C0H
000FFEC0H
Used with the INT instruction
80
to
255
50
to
FF
2BCH
to
000H
000FFEBCH
to
000FFC00H
Factor
* : REALOS/FR uses 0X40 and 0X41 interrupts for system codes.
35
MB91F155A/MB91155/MB91154
■ PERIPHERAL RESOURCES
1. I/O Port
(1) Port Block Diagram
This LSI is available as an I/O port when the resource associated with each pin is set not to use a pin for input/
output.
The pin level is read from the port (PDR) when it is set for input. When the port is set for output, the value in the
data register is read. The same also applies to reload by read modify write.
When switching from input to output, output data is set in the data register beforehand. However, if a read modify
write instruction (such as bit set) is used at that time, keep in mind that it is the input data from the pin that is
read, not the latch value of the data register.
• Basic I/O Port
Data bus
Resource input
0
1
PDR read
pin
0
PDR
Resource output
1
Resource output
allowed
DDR
PDR : Port Data Register
DDR : Data Direction Register
Figure PORT-1 Basic port block
The I/O port consists of the PDR (Port Data Register) and the DDR (Data Direction Register) .
In input mode (DDR = “0”) → PDR read : Reads the level of the corresponding external pin.
PDR write : Writes the set value to the PDR.
In output mode (DDR = “1”) → PDR read : Reads the PDR value.
PDR write : Outputs the PDR value to the corresponding external pin.
Notes : AIC controls switching between the resource and port of the analog pin (A/D) .
AICK (Analog Input Control register on port-K)
The register controls whether port K should be used for analog input or as a general-purpose port.
0 : General-purpose port
1 : Analog input (A/D)
36
MB91F155A/MB91155/MB91154
• I/O Port (attached with a pullup resistor)
Data bus
Resource input
0
1
Pull-up resister (approx. 50 kΩ)
PDR read
pin
0
PDR
Resource output
1
Resource output
allowed
DDR
PCR
PDR : Port Data Register
DDR : Data Direction Register
PCR : Pull-up Control Register
Figure PORT-2 Port block attached with a pullup resistor
Notes : • Pullup resistor control register (PCR) R/W
Controls turning the pullup resistor on/off.
0 : Pullup resistor disabled
1 : Pullup resistor enabled
• In stop mode priority is also given to the setting of the pullup resistor control register.
• This function is not available when a relevant pin is in use as an external bus pin. Do not write “1” to this
register.
37
MB91F155A/MB91155/MB91154
• I/O Port (attached with the open drain output function and a pullup resistor)
Data bus
Resource input
0
1
PDR read
pin
0
PDR
Resource output
DDR
1
Resource output
allowed
ODCR
PCR
PDR : Port Data Register
DDR : Data Direction Register
ODCR : OpenDrain Control Register
PCR : Pull-up Control Register
Figure PORT-3 Port block attached with the open drain output function and a pullup resistor
Notes : • Pullup resistor setup register (PCR) R/W
Controls turning the pullup resistor on/off.
0 : Pullup resistor disabled
1 : Pullup resistor enabled
• Open drain control register (ODCR) R/W
Controls open drain in output mode.
0 : Standard output port during output mode
1 : Open-drain output port during output mode
This register has no significance in input mode (output Hi-Z) . Input/output mode is determined by the
direction register (DDR) .
• Priority is also given to the setting of the pullup resistor control register in stop mode.
• When a relevant pin is used as an external bus pin, neither function is available. Do not write “1” to either
register.
38
MB91F155A/MB91155/MB91154
• I/O Port (open drain)
Data bus
RMW
Resource output
Resource input
RMW = 0
RMW = 1
pin
PDR read
PDR
PDR : Port Data Register
Figure PORT-4 Port block attached with a pullup resistor
Notes : • When using as an input port or for resource input, set the PDR and resource output to “1.”
• During read by RMW, it is the PDR value that is read, not the pin value.
39
MB91F155A/MB91155/MB91154
(2) Register Descriptions
• Port Data Register (PDR)
PDR2
7
6
5
4
3
2
1
0
P24
P23
P22
P21
P20
Address : 000001H
P27
P26
P25
PDR3
7
6
5
4
3
2
1
0
Address : 000000H
P37
P36
P35
P34
P33
P32
P31
P30
PDR4
7
6
5
4
3
2
1
0
Address : 000007H
P47
P46
P45
P44
P43
P42
P41
P40
PDR5
7
6
5
4
3
2
1
0
Address : 000006H
P57
P56
P55
P54
P53
P52
P51
P50
PDR6
7
6
5
4
3
2
1
0
Address : 000005H
P67
P66
P65
P64
P63
P62
P61
P60
PDR8
7
6
5
4
3
2
1
0
Address : 00000BH
P86
P85
P84
P83
P82
P81
P80
PDRC
7
6
5
4
3
2
1
0
Address : 000013H
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
PDRD
7
6
5
4
3
2
1
0
Address : 000012H
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
PDRE
7
6
5
4
3
2
1
0
Address : 000011H
PE7
PE6
PE5
PE4
PE3
PE2
PE1
PE0
PDRF
7
6
5
4
3
2
1
0
Address : 000010H
PF4
PF3
PF2
PF1
PF0
PDRG
7
6
5
4
3
2
1
0
Address : 000017H
PG5
PG4
PG3
PG2
PG1
PG0
PDRH
7
6
5
4
3
2
1
0
Address : 000016H
PH5
PH4
PH3
PH2
PH1
PH0
PDRI
7
6
5
4
3
2
1
0
Address : 000015H
PI5
PI4
PI3
PI2
PI1
PI0
PDRJ
7
6
5
4
3
2
1
0
Address : 000014H
PJ1
PJ0
PDRK
7
6
5
4
3
2
1
0
Address : 00001BH
PK7
PK6
PK5
PK4
PK3
PK2
PK1
PK0
PDRL
7
6
5
4
3
2
1
0
Address : 00001AH
PL7
PL6
PL5
PL4
PL3
PL2
PL1
PL0
PDR2 to PDRL are the I/O data registers of the I/O port.
Input/output is controlled with corresponding DDR2 to DDRL.
R/W : Read/Write enabled, X : Undefined, : Not in use
40
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
- XXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
- - - XXXXXB
R/W
Initial value Access
- - XXXXXXB
R/W
Initial value Access
- - XXXXXXB
R/W
Initial value Access
- - XXXXXXB
R/W
Initial value Access
- - - - - - 11B
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
MB91F155A/MB91155/MB91154
• Data Direction Register (DDR)
DDR2
7
6
5
4
3
2
1
0
Address : 000601H
P27
P26
P25
P24
P23
P22
P21
P20
DDR3
7
6
5
4
3
2
1
0
Address : 000600H
P37
P36
P35
P34
P33
P32
P31
P30
DDR4
7
6
5
4
3
2
1
0
Address : 000607H
P47
P46
P45
P44
P43
P42
P41
P40
DDR5
7
6
5
4
3
2
1
0
Address : 000606H
P57
P56
P55
P54
P53
P52
P51
P50
DDR6
7
6
5
4
3
2
1
0
Address : 000605H
P67
P66
P65
P64
P63
P62
P61
P60
DDR8
7
6
5
4
3
2
1
0
Address : 00060BH
P86
P85
P84
P83
P82
P81
P80
DDRC
7
6
5
4
3
2
1
0
Address : 0000FFH
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
DDRD
7
6
5
4
3
2
1
0
Address : 0000FEH
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
DDRE
7
6
5
4
3
2
1
0
Address : 0000FDH
PE7
PE6
PE5
PE4
PE3
PE2
PE1
PE0
DDRF
7
6
5
4
3
2
1
0
Address : 0000FCH
PF4
PF3
PF2
PF1
PF0
DDRG
7
6
5
4
3
2
1
0
Address : 000103H
PG5
PG4
PG3
PG2
PG1
PG0
DDRH
7
6
5
4
3
2
1
0
Address : 000102H
PH5
PH4
PH3
PH2
PH1
PH0
DDRI
7
6
5
4
3
2
1
0
Address : 000101H
TEST
PI5
PI4
PI3
PI2
PI1
PI0
DDRK
7
6
5
4
3
2
1
0
Address : 000107H
PK7
PK6
PK5
PK4
PK3
PK2
PK1
PK0
DDRL
7
6
5
4
3
2
1
0
Address : 000106H
PL7
PL6
PL5
PL4
PL3
PL2
PL1
PL0
Initial value Access
00000000B
W
Initial value Access
00000000B
W
Initial value Access
00000000B
W
Initial value Access
00000000B
W
Initial value Access
00000000B
W
Initial value Access
- 0000000B
W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
- - - 00000B
R/W
Initial value Access
- - 000000B
R/W
Initial value Access
- - 000000B
R/W
Initial value Access
- 0000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
DDR2 to DDRL control the I/O direction of the I/O port by bit.
DDR = 0 : Port input
DDR = 1 : Port output
Note : DDRI’s bit 6 is a test bit. Be sure to write “0” to the bit.
“0” is the value that is read.
R/W : Read/Write enabled, W : Write only, : Not in use
41
MB91F155A/MB91155/MB91154
• Pull-up Control Register (PCR)
PCR6
7
6
5
4
3
2
1
0
Address : 000631H
P67
P66
P65
P64
P63
P62
P61
P60
PCRC
7
6
5
4
3
2
1
0
Address : 0000F7H
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
PCRD
7
6
5
4
3
2
1
0
Address : 0000F6H
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
7
6
5
4
3
2
1
0
PH5
PH4
PH3
PH2
PH1
PH0
7
6
5
4
3
2
1
0
PI5
PI4
PI3
PI2
PI1
PI0
PCRH
Address : 0000F5H
PCRI
Address : 0000F4H
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
- - 000000B
R/W
Initial value Access
- - 000000B
R/W
PCR6 to PCRI control the pullup resistor when the corresponding I/O port is in input mode.
PCR = 0 : Pullup resistor not available in input mode
PCR = 1 : Pullup resistor available in input mode
The register has no significance in output mode (a pullup resistor not available) .
• Open Drain Control Register (ODCR)
OCRH
7
6
5
Address : 0000F9H
OCRI
Address : 0000F8H
4
3
2
1
0
PH5
PH4
PH3
PH2
PH1
PH0
7
6
5
4
3
2
1
0
PI5
PI4
PI3
PI2
PI1
PI0
Initial value Access
- - 000000B
R/W
Initial value Access
- - 000000B
R/W
OCRH and OCRI control open drain when the corresponding I/O port is in output mode.
OCR = 0 : Standard output port during output mode
OCR = 1 : Open drain output port during output mode
The register has no significance in input mode (output Hi-z) .
• Analog Input Control Register (AICR)
AICK
7
6
5
Address : 0000EBH
PK7
PK6
PK5
4
3
2
1
0
PK4
PK3
PK2
PK1
PK0
The AICK controls each pin of a corresponding I/O port as follows :
AIC = 0 : Port input mode
AIC = 1 : Analog input mode
The register is reset to “0.”
R/W : Read/Write enabled, : Not in use
42
Initial value Access
00000000B
R/W
MB91F155A/MB91155/MB91154
2. DMA Controller (DMAC)
The DMA controller is a module embedded in FR family devices, and performs DMA (direct memory access)
transfer.
DMA transfer performed by the DMA controller transfers data without intervention of CPU, contributing to enhanced performance of the system.
• 8 channels
• Mode : single/block transfer, burst transfer and continuous transfer : 3 kinds of transfer
• Transfer all through the area
• Max. 65536 of transfer cycles
• Interrupt function right after the transfer
• Selectable for address transfer increase/decrease by the software
• External transfer request input pin, external transfer request accept output pin, external transfer complete
output pin three pins for each
• Block Diagram
3
Edge/level
detection circuit
3
3
Sequencer
Internal resource
transfer request
DACK0 to DACK2
3
DEOP0 to DEOP2
8
Interrupt request
5
Data buffer
Switcher
DPDP
DACSR
DATCR
Data bus
DREQ0 to DREQ2
Mode
BLK DEC
BLK
DMACT
INC / DEC
SADR
DADR
43
MB91F155A/MB91155/MB91154
• Registers (DMAC internal registers)
Address
00000200H
00000201H
00000202H
00000203H
bit 31
bit 16
bit 0
DPDP
00000204H
00000205H
00000206H
00000207H
00000208H
00000209H
0000020AH
0000020BH
Initial value
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB (R/W)
X0000000B
DACSR
00000000B
00000000B
0 0 0 0 0 0 0 0 B (R/W)
00000000B
DATCR
XXXXXXXXB
XXXX0000 B
XXXX0000 B (R/W)
XXXX0000 B
( ) : Access
R/W : Read/Write enabled
X : Undefined
• Register (DMA descriptor)
Address
DPDP + 0H
DPDP + 0CH
DPDP + 54H
44
bit 31
bit 0
DMA
ch0
Descriptor
DMA
ch1
Descriptor
DMA
ch7
Descriptor
MB91F155A/MB91155/MB91154
3. UART
The UART is a serial I/O port for asynchronous (start and stop synchronization) communication or CLK synchronous communication. This product type contains this UART for four channels. Its features are as follows :
• Full-duplex double buffer
• Capable of asynchronous (start and stop synchronization) and CLK synchronous communication.
• Support for multiprocessor mode
• Baud rate by a dedicated baud rate generator
• Baud rate by an internal timer
The baud rate can be set with a 16-bit reload timer.
• Any baud rate can be set using an external clock.
• Error detection function (parity, framing, and overrun)
• NRZ-encoded transfer signals
• DMA transfer can be invoked by interrupt.
45
MB91F155A/MB91155/MB91154
• Block Diagram
Control bus
Receive
interrupt signal
#26 to 29 *
Dedicated baud rate
generator
16-bit reload timer
Receive clock
(SCK0 to SCK3)
Send
interrupt signal
#31 to 34 *
Send clock
Clock
selector
Pin
Receiving
control circuit
Sending
control circuit
Start bit
detection circuit
Sending start
circuit
Receive bit
counter
Send bit
counter
Receive parity
counter
Send parity
counter
Receive
shift register
Send
shift register
SIDR0 to SIDR3
SODR0 to SODR3
(SOT0 to SOT3)
Pin
(SIN0 to SIN3)
Pin
Received status
determination circuit
Sending start
Reception
error
Generated signals
(to the CPU)
Internal data bus
SMR 0 - 3
registers
MD1
MD0
CS2
CS1
CS0
SCKE
SOE
* : Interrupt numbers
46
SCR 0 - 3
registers
PEN
P
SBL
CL
A/D
REC
RXE
TXE
SSR 0 - 3
registers
PE
ORE
FRE
RDRF
TDRE
BDS
RIE
TIE
MB91F155A/MB91155/MB91154
• Register List
Address
bit 15
bit 8
bit 0
Initial value
0000001EH
SCR0
00000100B
(R/W, W)
00000022H
SCR1
00000100B
(R/W, W)
00000026H
SCR2
00000100B
(R/W, W)
0000002AH
SCR3
00000100B
(R/W, W)
0000001FH
SMR0
00000-00B
(R/W)
00000023H
SMR1
00000-00B
(R/W)
00000027H
SMR2
00000-00B
(R/W)
0000002BH
SMR3
00000-00B
(R/W)
0000001CH
SSR0
00001000B
(R, R/W)
00000020H
SSR1
00001000B
(R, R/W)
00000024H
SSR2
00001000B
(R, R/W)
00000028H
SSR3
00001000B
(R, R/W)
0000001DH
SIDR0/SODR0
XXXXXXXXB (R, W)
00000021H
SIDR1/SIDR1
XXXXXXXXB (R, W)
00000025H
SIDR2/SIDR2
XXXXXXXXB (R, W)
00000029H
SIDR3/SIDR3
XXXXXXXXB (R, W)
( )
R/W
R
W
X
: Access
: Read/Write enabled
: Read only
: Write only
: Not in use
: Undefined
47
MB91F155A/MB91155/MB91154
4. PPG Timer
The PPG timer can output highly accurate PWM waveforms efficiently.
This device contains six PPG timer channels and its features are as follows :
• Each channel consists of a 16-bit down counter, a 16-bit data register attached with a frequency setting buffer,
a 16-bit compare register attached with a duty setting buffer, and a pin controller.
• The count clock for the 16-bit down counter can be selected from the following four types :
Internal clocks φ, φ/4, φ/16, and φ/64
• The counter value can be initialized by reset or counter borrow to “FFFFH.”
• PWM output (by channel)
• DMA transfer can be invoked by interrupt.
• Block Diagram (Entire configuration)
16-bit reload timer
channel 0
TRG input
PWM timer channel 0
PWM0
16-bit reload timer
channel 1
TRG input
PWM timer channel 1
PWM1
4
TRG input
PWM timer channel 2
PWM2
4
TRG input
PWM timer channel 3
PWM3
External TRG4
TRG input
PWM timer channel 4
PWM4
External TRG5
TRG input
PWM timer channel 5
PWM5
General control
register 1
(Factor selection)
General control
register 2
External TRG 0 to 3
48
MB91F155A/MB91155/MB91154
• Block Diagram (for one channel)
PDUT
PCSR
Prescaler
1/1
1/4
1 / 16
1 / 64
cmp
Load
ck
16-bit down counter
Start
Borrow
PPG mask
S
Peripheral system clock
Q
PWM output
R
Inverse bit
Enable
TRG input
Edge
detection
Interrupt
selection
IRQ
Soft trigger
49
MB91F155A/MB91155/MB91154
• Register List
Address
00000094H
00000095H
bit 15
bit 8
GCN1
00000097H
GCN2
Initial value
00110010B
0 0 0 1 0 0 0 0 B (R/W)
0 0 0 0 0 0 0 0 B (R/W)
00000098H
00000099H
PTMR0
11111111B
(R )
11111111B
0000009AH
0000009BH
PCSR0
XXXXXXXXB
(W)
XXXXXXXXB
0000009CH
0000009DH
PDUT0
XXXXXXXXB
XXXXXXXXB (W)
0000009EH
0 0 0 0 0 0 0 - B (R/W)
PCNH0
0000009FH
PCNL0
0 0 0 0 0 0 0 0 B (R/W)
000000A0H
000000A1H
PTMR1
11111111B
1 1 1 1 1 1 1 1 B (R)
000000A2H
000000A3H
PCSR1
XXXXXXXXB
XXXXXXXXB (W)
000000A4H
000000A5H
PDUT1
XXXXXXXXB
(W)
XXXXXXXXB
000000A6H
0 0 0 0 0 0 0 - B (R/W)
PCNH1
000000A7H
PCNL1
0 0 0 0 0 0 0 0 B (R/W)
000000A8H
000000A9H
PTMR2
11111111B
1 1 1 1 1 1 1 1 B (R)
000000AAH
000000ABH
PCSR2
XXXXXXXXB
(W)
XXXXXXXXB
000000ACH
000000ADH
PDUT2
XXXXXXXXB
(W)
XXXXXXXXB
000000AEH
0 0 0 0 0 0 0 - B (R/W)
PCNH2
000000AFH
PCNL2
0 0 0 0 0 0 0 0 B (R/W)
000000B0H
000000B1H
PTMR3
11111111B
(R)
11111111B
000000B2H
000000B3H
PCSR3
XXXXXXXXB
XXXXXXXXB (W)
000000B4H
000000B5H
PDUT3
XXXXXXXXB
(W)
XXXXXXXXB
000000B6H
000000B7H
(
bit 0
0 0 0 0 0 0 0 - B (R/W)
PCNH3
PCNL3
0 0 0 0 0 0 0 0 B (R/W)
) : Access R/W : Read/Write enabled R : Read only W : Write only : Not in use
X : Undefined
(Continued)
50
MB91F155A/MB91155/MB91154
(Continued)
Address
bit 15
bit 8
bit 0
Initial value
000000B8H
000000B9H
PTMR4
11111111B
(R )
11111111B
000000BAH
000000BBH
PCSR4
XXXXXXXXB
(W)
XXXXXXXXB
000000BCH
000000BDH
PDUT4
XXXXXXXXB
XXXXXXXXB (W)
000000BEH
0 0 0 0 0 0 0 - B (R/W)
PCNH4
000000BFH
PCNL4
0 0 0 0 0 0 0 0 B (R/W)
000000C0H
000000C1H
PTMR5
11111111B
1 1 1 1 1 1 1 1 B (R)
000000C2H
000000C3H
PCSR5
XXXXXXXXB
XXXXXXXXB (W)
000000C4H
000000C5H
PDUT5
XXXXXXXXB
(W)
XXXXXXXXB
000000C6H
000000C7H
(
) : Access
R : Read only
: Not in use
0 0 0 0 0 0 0 - B (R/W)
PCNH5
PCNL5
0 0 0 0 0 0 0 0 B (R/W)
R/W : Read/Write enabled
W : Write only
X : Undefined
51
MB91F155A/MB91155/MB91154
5. 16-bit Reload Timer
The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload register, a prescaler for creating internal
count clocks, and a control register.
The input clock can be selected from three internal clock types (2/8/32 machine clock divisions) .
DMA transfer can be invoked by interrupt.
This product type contains this 16-bit reload timer for four channels.
• Block Diagram
16
16-bit reload register
8
Reload
RELD
16
16-bit down counter
OUTE
UF
OUTL
2
OUT
CTL.
GATE
INTE
R bus
2
IRQ
UF
CSL1
Clock selector
CNTE
CSL0
2
Retrigger
TRG
IN CTL.
EXCK
φ
φ
φ
21 23 25
Clear
prescaler
3
MOD2
MOD1
Internal clocks
MOD0
3
52
PWM (ch0, ch1)
A/D (ch2)
MB91F155A/MB91155/MB91154
• Register List
Address
bit 15
bit 0
Initial value
00000032H
00000033H
TMCSR0
----0000B
(R/W)
00000000B
0000003AH
0000003BH
TMCSR1
----0000B
(R/W)
00000000B
00000042H
00000043H
TMCSR2
----0000B
0 0 0 0 0 0 0 0 B (R/W)
0000004AH
0000004BH
TMCSR3
----0000B
(R/W)
00000000B
0000002EH
0000002FH
TMR0
XXXXXXXXB
(R)
XXXXXXXXB
00000036H
00000037H
TMR1
XXXXXXXXB
XXXXXXXXB (R)
0000003EH
0000003FH
TMR2
XXXXXXXXB
XXXXXXXXB (R)
00000046H
00000047H
TMR3
XXXXXXXXB
(R)
XXXXXXXXB
0000002CH
0000002DH
TMRLR0
XXXXXXXXB
(W)
XXXXXXXXB
00000034H
00000035H
TMRLR1
XXXXXXXXB
(W)
XXXXXXXXB
0000003CH
0000003DH
TMRLR2
XXXXXXXXB
(W)
XXXXXXXXB
00000044H
00000045H
TMRLR3
XXXXXXXXB
(W)
XXXXXXXXB
( ) : Access
R/W : Read/Write enabled
R : Read only
W : Write only
: Not in use
X : Undefined
53
MB91F155A/MB91155/MB91154
6. Bit Search Module
The module searches data written to the input register for “0” or “1” or a “change” and returns the detected bit
position.
• Block Diagram
Input latch
Detection
mode
D bus
Address
decoder
Changing one detection into data
Bit search circuit
Search results
• Register List
Address
000003F0H
000003F1H
000003F2H
000003F3H
(
54
bit 31
bit 16
BSD0
bit 0
Initial value
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB (W)
XXXXXXXXB
000003F4H
000003F5H
000003F6H
000003F7H
BSD1
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB (R/W)
XXXXXXXXB
000003F8H
000003F9H
000003FAH
000003FBH
BSDC
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB (W)
XXXXXXXXB
000003FCH
000003FDH
000003FEH
000003FFH
BSRR
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB (R)
XXXXXXXXB
) : Access
W : Write only
R/W : Read/Write enabled
X : Undefined
R : Read only
MB91F155A/MB91155/MB91154
7. 8/10-bit A/D Converter (Sequential Conversion Type)
The A/D converter is a module that converts analog input voltage into a digital value. Its features are as follows :
• A minimum conversion time of 5.0 µs/ch. (Including sampling time at a 33 MHz machine clock)
• Contains a sample and hold circuit.
• Resolution : 10 or 8 bits selectable.
• Selection of analog input from eight channels by program
Single conversion mode :
Selects and converts one channel.
Continuous conversion mode : Converts a specified channel repeatedly.
Stop and convert mode :
Stops after converting one channel and stands by until invoked the next time.
(Conversion invoking can be synchronized.)
• DMA transfer can be invoked by interrupt.
• Selection of an invoking factor from software, external pin trigger (falling edge) , and 16-bit reload timer (rising
edge) .
• Block Diagram
AVSS AVR±
AVSS
MP
D/A converter
Sequential compare
register
Input
circuit
R - BUS
Comparator
Sample & hold circuit
Decoder
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
Data register
ADCR
A/D control register 1
A/D control register 2
16-bit reload timer 2
External pin trigger
φ
ADCS1, 2
Operating clock
Prescaler
55
MB91F155A/MB91155/MB91154
• Register List
bit 15
bit 0
000000E4H
000000E5H
000000E6H
0 0 0 0 0 0 0 0 B (R/W, W)
ADCS1
000000E7H
ADCS0
0 0 0 0 0 0 0 0 B (R/W)
000000EBH
AICK
0 0 0 0 0 0 0 0 B (R/W)
( ) : Access
R/W : Read/Write enabled
R : Read only
W : Write only
: Not in use
X : Undefined
56
0 0 1 0 1 - X X B (W, R)
XXXXXXXXB (R)
ADCR
MB91F155A/MB91155/MB91154
8. Interrupt Controller
The interrupt controller accepts and arbitrates interrupts.
• Block Diagram
INT0*2
IM
Priority determination
OR
5
5
NMI*6
NMI processing
Level
determination
RI00
.
.
.
ICR00
.
.
.
Vector
determination
6
Request to
withdraw
HLDREQ
6
HLDCAN*3
VCT5
to VCT0*5
ICR47
RI47
(DLYIRQ)
.
.
Level vector
generation
4
LEVEL4
to LEVEL0*4
DLYI*1
R bus
*1 : DLY1 represents the delay interrupt module (delay interrupt generator) . (For detailed information, see
section 10, “Delay Interrupt Module.”
*2 : INT0 is a wake-up signal for the clock controller in sleep or stop mode.
*3 : HLDCAN is a bus surrender request signal for bus masters except for the CPU.
*4 : LEVEL 4 - 0 are interrupt level outputs.
*5 : VCT 5 - 0 are interrupt vector outputs.
*6 : This product type does not have the NMI function.
57
MB91F155A/MB91155/MB91154
• Register List
Address
bit 7
bit 0
Initial value
Address
bit 7
bit 0
Initial value
00000400H
ICR00
- - - - 1 1 1 1 B (R/W)
00000414H
ICR20
- - - - 1 1 1 1 B (R/W)
00000401H
ICR01
- - - - 1 1 1 1 B (R/W)
00000415H
ICR21
- - - - 1 1 1 1 B (R/W)
00000402H
ICR02
- - - - 1 1 1 1 B (R/W)
00000416H
ICR22
- - - - 1 1 1 1 B (R/W)
00000403H
ICR03
- - - - 1 1 1 1 B (R/W)
00000417H
ICR23
- - - - 1 1 1 1 B (R/W)
00000404H
ICR04
- - - - 1 1 1 1 B (R/W)
00000418H
ICR24
- - - - 1 1 1 1 B (R/W)
00000405H
ICR05
- - - - 1 1 1 1 B (R/W)
00000419H
ICR25
- - - - 1 1 1 1 B (R/W)
00000406H
ICR06
- - - - 1 1 1 1 B (R/W)
0000041AH
ICR26
- - - - 1 1 1 1 B (R/W)
00000407H
ICR07
- - - - 1 1 1 1 B (R/W)
0000041BH
ICR27
- - - - 1 1 1 1 B (R/W)
00000408H
ICR08
- - - - 1 1 1 1 B (R/W)
0000041CH
ICR28
- - - - 1 1 1 1 B (R/W)
00000409H
ICR09
- - - - 1 1 1 1 B (R/W)
0000041DH
ICR29
- - - - 1 1 1 1 B (R/W)
0000040AH
ICR10
- - - - 1 1 1 1 B (R/W)
0000041EH
ICR30
- - - - 1 1 1 1 B (R/W)
0000040BH
ICR11
- - - - 1 1 1 1 B (R/W)
0000041FH
ICR31
- - - - 1 1 1 1 B (R/W)
0000040CH
ICR12
- - - - 1 1 1 1 B (R/W)
00000420H
ICR32
- - - - 1 1 1 1 B (R/W)
0000040DH
ICR13
- - - - 1 1 1 1 B (R/W)
00000421H
ICR33
- - - - 1 1 1 1 B (R/W)
0000040EH
ICR14
- - - - 1 1 1 1 B (R/W)
00000422H
ICR34
- - - - 1 1 1 1 B (R/W)
0000040FH
ICR15
- - - - 1 1 1 1 B (R/W)
00000423H
ICR35
- - - - 1 1 1 1 B (R/W)
00000410H
ICR16
- - - - 1 1 1 1 B (R/W)
00000424H
ICR36
- - - - 1 1 1 1 B (R/W)
00000411H
ICR17
- - - - 1 1 1 1 B (R/W)
00000425H
ICR37
- - - - 1 1 1 1 B (R/W)
00000412H
ICR18
- - - - 1 1 1 1 B (R/W)
00000426H
ICR38
- - - - 1 1 1 1 B (R/W)
00000413H
ICR19
- - - - 1 1 1 1 B (R/W)
00000427H
ICR39
- - - - 1 1 1 1 B (R/W)
( ) : Access
R/W : Read/Write enabled
: Not in use
(Continued)
58
MB91F155A/MB91155/MB91154
(Continued)
Address
bit 7
bit 0
Initial value
00000428H
ICR40
- - - - 1 1 1 1 B (R/W)
00000429H
ICR41
- - - - 1 1 1 1 B (R/W)
0000042AH
ICR42
- - - - 1 1 1 1 B (R/W)
0000042BH
ICR43
- - - - 1 1 1 1 B (R/W)
0000042CH
ICR44
- - - - 1 1 1 1 B (R/W)
0000042DH
ICR45
- - - - 1 1 1 1 B (R/W)
0000042EH
ICR46
- - - - 1 1 1 1 B (R/W)
0000042FH
ICR47
- - - - 1 1 1 1 B (R/W)
00000431H
HRCL
- - - - 1 1 1 1 B (R/W)
00000430H
DICR
- - - - - - - 0 B (R/W)
( ) : Access
R/W : Read/Write enabled
: Not in use
59
MB91F155A/MB91155/MB91154
9. External Interrupt
The external interrupt controller controls external interrupt requests input to INT pins 0 through 15.
The level of requests to be detected can be selected from “H, ” “L, ” rising edge, and falling edge.
• Block Diagram
16
Interrupt permission register
16
R bus
Interrupt
request
Gate
16
32
Edge detection
circuit
Factor F/F
16
INT0 to INT15
Interrupt factor register
Request level setting register
• Register List
Address
bit 15
bit 8
bit 0
Initial value
000000C8H
000000C9H
EIRR0
ENIR0
00000000B
(R/W)
00000000B
000000CAH
000000CBH
EIRR1
ENIR1
00000000B
(R/W)
00000000B
000000CCH
000000CDH
ELVR0
00000000B
0 0 0 0 0 0 0 0 B (R/W)
000000CEH
000000CFH
ELVR1
00000000B
(R/W)
00000000B
( ) : Access
R/W : Read/Write enabled
10. Delay Interrupt Module
The delay interrupt is a module that generates task switching interrupts. The use of this module allows the
software to generate/cancel interrupt requests to the CPU.
For the block diagram of the delay interrupt module, see section 8, “Interrupt Controller.”
• Register List
Address
bit 7
00000430H
( ) : Access
R/W : Read/Write enabled
: Not in use
60
bit 0
DICR
Initial value
-------0
B (R/W)
MB91F155A/MB91155/MB91154
11. Clock Generator (Low power consumption mechanism)
The clock generator is responsible for the following functions :
• CPU clock generation (including the gear function)
• Peripheral clock generation (including the gear function)
• Reset generation and holding factors
• Standby function (including hardware standby)
• Contains PLL (multiplication circuit)
• Block Diagram
[Gear controller]
GCR register
CPU gear
Peripheral
gear
1/2
X0
X1
Oscillator
circuit
PLL
Internal clock
generating
circuit
M
P
X
CPU Clock
Internal bus clock
Internal
peripheral clock
[Stop/sleep controller]
Internal interrupt
Internal reset
STCR register
Stop state
Sleep state
CPU Hold request
DMA request
PDRR register
Power on
detection circuit
VCC
Status
transition
control
circuit
Reset
generating
F/F
Internal reset
[Reset factor circuit]
R
GND
RSRR register
RST pin
[Watchdog controller]
WPR register
Watchdog F/F
Count clock
CTBR register
Timebase timer
61
MB91F155A/MB91155/MB91154
• Register List
Address
00000480H
bit 15
bit 8
RSRR/WTCH
00000481H
00000482H
STCR
PDRR
00000483H
00000484H
CTBR
( ) : Access
R/W : Read/Write enabled
R : Read only
W : Write only
: Not in use
X : Undefined
Initial value
1-XXX-00B
(R, W)
000111--B
(R/W, W)
----0000B
(R/W)
XXXXXXXXB (W)
110011-1B
GCR
00000485H
62
bit 0
WPR
(R/W, R)
XXXXXXXXB (W)
MB91F155A/MB91155/MB91154
12. External Bus Interface
The external bus interface controls the interface between the external memory and the external I/O. Its features
are as follows :
• 24-bit (16 MB) address output
• An 8/16-bit bus width can be set by chip select area.
• Inserts an automatic and programmable memory wait (for seven cycles at maximum) .
• Unused addresses/data pins are available as I/O ports.
• Support for little endian mode
• Use of a clock doubler, 33 MHz internal and 16.5 MHz external bus operations
A-Out
DATA BUS
ADDRESS BUS
• Block Diagram
Write
buffer
Switch
Read
buffer
Switch
M
U
X
External DATA Bus
DATA BLOCK
ADDRESS BLOCK
+1 or +2
Address
buffer
External
Address Bus
Shifter
Inpage
4
ASR
AMR
Comparator
CS0 to CS3
3
RD
WR0, WR1
4
BRQ
BGRNT
RDY
CLK
External pin controller
Controls all blocks.
Registers
&
Control
63
MB91F155A/MB91155/MB91154
• Register List
Address
0000060CH
0000060DH
bit 31
bit 16
bit 0
ASR1
0000060EH
0000060F H
00000610 H
00000611 H
00000000B
(W)
00000010B
ASR2
AMR2
AMR3
AMR4
AMR5
0 - - 0 0 0 0 0 B (R/W)
AMD1
00000622 H
00000628 H
00000629 H
AMD4
----1100B
(W)
-1111111B
EPCR0
000007FEH
000007FF H
( ) : Access
R/W : Read/Write enabled
W : Write only
: Not in use
X : Undefined
0 - - 0 0 0 0 0 B (R/W)
0 - - 0 0 0 0 0 B (R/W)
AMD5
0000062AH
0000062BH
64
0 0 0 0 0 0 0 0 B (R/W)
AMD32
00000623 H
00000624 H
00000000B
(W)
00000000B
- - - 0 0 1 1 1 B (R/W)
AMD0
00000621 H
0 0 0 0 0 0 0 0 B (W)
00000000B
00000000B
(W)
00000101B
ASR5
0000061EH
0000061F H
00000620 H
00000000B
(W)
00000000B
00000000B
(W)
00000100B
ASR4
0000061AH
0000061BH
0000061CH
0000061DH
00000000B
(W)
00000000B
00000000B
(W)
00000011B
ASR3
00000616 H
00000617 H
00000618 H
00000619 H
00000000B
(W)
00000000B
AMR1
00000612 H
00000613 H
00000614 H
00000615 H
Initial value
00000000B
0 0 0 0 0 0 0 1 B (W)
EPCR1
--------B
(W)
11111111B
- - - - - 0 0 0 B (W)
LER
MODR
XXXXXXXXB (W)
MB91F155A/MB91155/MB91154
13. Multifunction Timer
The multifunction timer unit consists of one 16-bit free-run timer, eight 16-bit output compare registers, four 16bit input capture registers, and six 16-bit PPG timer channels. By using this function waveforms can be output
based on the 16-bit free-run timer and the input pulse width and external clock cycle can also be measured.
• Timer Components
• 16-bit free-run timer ( × 1)
The 16-bit free-run timer consists of a 16-bit up counter, a control register, a 16-bit compare clear register,
and a prescaler. The output value of this counter is used as the basic time (base timer) for output compare
and input capture.
• Output compare ( × 8)
The output compare consists of eight 16-bit compare registers, a compare output latch, and a control register.
When the 16-bit free-run timer value agrees to the compare register value, the output level can be inverted
and an interrupt can also be generated.
• Input capture ( × 4)
The input capture consists of capture registers corresponding to four independent external input pins and a
control register. By detecting any edge of signals input from external input pins, the 16-bit free-run timer value
can be held in the capture register and an interrupt can be generated at the same time.
• 16-bit PPG timer ( × 6)
See the section on the PPG Timer.
65
MB91F155A/MB91155/MB91154
• Block Diagram
φ
Interrupt
IVF
IVFE
STOP
MODE
SCLR
CLK2
CLK1
CLK0
Divider
Clock
16-bit free-run timer
16-bit compare clear register
(Channel 6's compare register)
Compare register 0/2/4/6
MS13 to 0
Compare circuit
Compare register 1/3/5/7
Interrupt
Compare circuit
ICLR
ICRE
R-BUS
T
Q
OC0/2/4/6
T
Q
OC1/3/5/7
CMOD
Select
Compare circuit
IOP1
IOP0
IOE1
IOE0
Interrupt
Interrupt
Capture register 0/2
IN 0/2
Edge detection
EG11
Capture register 1/3
EG10
EG01
Edge detection
ICP0
ICP1
ICE0
EG00
IN 1/3
ICE1
Interrupt
Interrupt
66
MB91F155A/MB91155/MB91154
• Register List
Address
000068H
000069H
bit15
bit8 bit7
IPCP1
Initial value
XXXXXXXXB ( R )
XXXXXXXXB ( R )
00006AH
00006BH
IPCP0
XXXXXXXXB ( R )
XXXXXXXXB ( R )
00006CH
00006DH
IPCP3
XXXXXXXXB ( R )
XXXXXXXXB ( R )
00006EH
00006FH
IPCP2
XXXXXXXXB ( R )
XXXXXXXXB ( R )
000071H
ICS23
000073H
(
bit0
ICS01
00000000B ( R/W )
00000000B ( R/W )
000074H
000075H
OCCP1
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
000076H
000077H
OCCP0
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
000078H
000079H
OCCP3
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
00007AH
00007BH
OCCP2
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
00007CH
00007DH
OCCP5
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
00007EH
00007FH
OCCP4
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
000080H
000081H
OCCP7
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
000082H
000083H
OCCP6
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
000084H
000085H
OCS3,2
XXX00000B ( R/W )
0000XX00B ( R/W )
000086H
000087H
OCS1,0
XXX00000B ( R/W )
0000XX00B ( R/W )
000088H
000089H
OCS7,6
XXX00000B ( R/W )
0000XX00B ( R/W )
00008AH
00008BH
OCS5,4
XXX00000B ( R/W )
0000XX00B ( R/W )
00008CH
00008DH
TCDT
00000000B ( R/W )
00000000B ( R/W )
00008EH
00008FH
TCCS
0 - - - - - - - B ( R/W )
00000000B ( R/W )
) : Access R/W : Read/Write enabled R : Read only : Not in use
X : Undefined
67
MB91F155A/MB91155/MB91154
14. Calendar Macro
This macro is a calendar macro with a basic clock of 32.768 kHz.
The macro accomplishes clock functions including, year, month, date, hour, minutes, seconds, day of the week,
and leap years.
The macro counts the last two digits of calendar years 0 through 99.
• Block Diagram
Oscillator
Calendar circuit
32 kHz
D
Bus
controller
b
u
s
• Register List
Address
bit15
bit8
bit0
Initial value
000210H
000211H
CAC
CA1
00000000B ( R/W )
- - XXXXXXB ( R/W )
000212H
000213H
CA2
CA3
- - XXXXXXB ( R/W )
- - - XXXXXB ( R/W )
000214H
000215H
CA4
CA5
- - -XXXXXB ( R/W )
- - - - - XXXB ( R/W )
000216H
000217H
CA6
CA7
- - - - XXXXB ( R/W )
- XXXXXXXB ( R/W )
00021FH
( ) : Access
R/W : Read/Write enabled
: Not in use
X : Undefined
68
bit17
CAS
0 - - - - - - 0B ( R/W )
MB91F155A/MB91155/MB91154
15. I2C Interface
The I2C interface is a serial I/O port that supports the Inter IC BUS and operates as a master/slave device on
the I2C bus.
• Features of the I2C Interface
Contains one I2C interface channel.
The interface has the following features :
• Master/slave send and receive
• Arbitration function
• Clock synchronization function
• Slave address/general call address detection function
• Transfer direction detection function
• Repeated generation and detection of start conditions
• Bus error detection function
• Register List
• Bus control register (IBCR)
Address
bit 15
bit 14
0000-0120H
BER
BEIE
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
SCC
MSS
ACK
GCAA
INTE
INT
R/W
R/W
R/W
R/W
R/W
R/W
R/W
• Bus status register (IBSR)
Address
bit 7
bit 6
0000-0121H
BB
RSC
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
AL
LRB
TR
AAS
GCA
FBT
R
R
R
R
R
R
R
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
A6
A5
A4
A3
A2
A1
A0
R/W
R/W
R/W
R/W
R/W
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
EN
CS4
CS3
CS2
CS1
CS0
R/W
R/W
R/W
R/W
R/W
R/W
• Data register (IDAR)
Address
bit 7
0000-0125H
D7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
D6
D5
D4
D3
D2
D1
D0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
• Address register (IADR)
Address
bit 15
0000-0122H
R/W
• Clock control register (ICCR)
Address
bit 7
bit 6
0000-0123H
R/W
Initial value
00000000B
Initial value
00000000B
Initial value
- XXXXXXXB
Initial value
- - 0XXXXXB
Initial value
XXXXXXXXB
R/W : Read/Write enabled, R : Read only, : Not in use, X : Undefined
69
MB91F155A/MB91155/MB91154
• Block Diagram
ICCR
I2C enable
EN
Peripheral clock
Clock division 1
5
6
7
8
ICCR
Clock selection 1
CS4
R bus
CS3
Clock division 2
CS2
2
4
8
16
32
64
128
256
Sync
Shift clock generation
CS1
CS0
Clock selection 2
Shift clock
edge variation timing
IBSR
Bus busy
BB
Repeat start
RSC
Last Bit
LRB
Start/stop condition detection
Error
Send/Receive
TR
First Byte
FBT
Arbitration lost detection
AL
IBCR
SCL
BER
SDA
BEIE
Interrupt request
IRQ
INTE
INT
IBCR
SCC
End
Start
Master
MSS
Start/stop condition detection
ACK permission
ACK
GC-ACK permission
GCAA
IDAR
IBSR
AAS
Slave
Global call
GCA
Slave address
comparison
IADR
70
MB91F155A/MB91155/MB91154
16. FLASH Memory
The MB91F155A contains a 510-Kbyte (4 Mbits) flash memory. The sectors can be erased all at once or sector
by sector and that can be written with the FR-CPU by half word (16 bits) using a single 0.3 V power supply.
The MB91F155 accomplishes the following functions by a combination of the flash memory macro and the FRCPU interface circuit :
• Functions as the CPU program/data storage memory :
When used as a ROM, the memory is accessible with a 32-bit bus width.
Allows the CPU to read from/write to/erase the memory (automatic program algorithm*) .
• Functions equivalent to the stand-alone MBM29LV400C flash memory product :
Allows a ROM programmer to read from/write to/erase the memory (automatic program algorithm*)
At this time, using the flash memory from the FR-CPU is described. For detailed information about using the
flash memory from the ROM programmer, refer to the ROM programmer instruction manual.
* : Automatic program algorithm = Embedded AlgorithmTM
Embedded AlgorithmTM is a trademark of Advanced Micro Devices, Inc.
• Block Diagram
Rising edge detection
Control signal
generation
RDY/BUSY
RESET
BYTE
OE
Flash memory
WE
INTE
RDYINT
RDY
WE
Bus control signals
Interrupt requests
CE
FA18 - 0
Address buffer
CA18 - 0
DI15 - 0
DO31 - 0
Data buffer
CD31 - 0
FR-C bus (instructions/data)
71
MB91F155A/MB91155/MB91154
• Memory Map
Flash memory address mapping varies between FLASH memory mode and CPU mode. Mapping in each mode
is shown next.
Memory mapping in FLASH memory mode of MB91F155A :
0FFFFFH
SA13
SA12
SA11
FLASH
memory image
SA10
SA9
SA8
SA7
07FFFFH
SA6
SA5
SA4
FLASH memory mode
SA3
SA2
010000H
SA1
SA0
( SAn : sector address n )
000000H
Memory mapping in CPU mode of MB91F155A :
0FFFFFH
0FFFFFH
SA6
SA13
SA5
SA12
SA4
SA11
SA3
SA10
SA2
SA9
SA1
SA8
SA0
SA7
0F8000H
0F4000H
FLASH memory area
0F0000H
0E0000H
0C0000H
080800H
RAM area 2 Kbytes
080000H
0A0000H
0007C0H
Status register
CPU mode
080800H
000000H
080000H
72
( SAn : sector address n )
MB91F155A/MB91155/MB91154
• Sector Address Table
Sector address
Address range
Corresponding bit
positions
Sector capacity
SA7
080802, 3H to 09FFFE, FH (16 bits on LSB side)
bit15 to 0
64 Kbyte
SA8
0A0002, 3H to 0BFFFE, FH (16 bits on LSB side)
bit15 to 0
64 Kbyte
SA9
0C0002, 3H to 0DFFFE, FH (16 bits on LSB side)
bit15 to 0
64 Kbyte
SA10
0E0002, 3H to 0EFFFE, FH (16 bits on LSB side)
bit15 to 0
32 Kbyte
SA11
0F0002, 3H to 0F3FFE, FH (16 bits on LSB side)
bit15 to 0
8 Kbyte
SA12
0F4002, 3H to 0F7FFE, FH (16 bits on LSB side)
bit15 to 0
8 Kbyte
SA13
0F8002, 3H to 0FFFFE, FH (16 bits on LSB side)
bit15 to 0
16 Kbyte
SA0
080800, 1H to 09FFFC, DH (16 bits on MSB side)
bit31 to 16
64 Kbyte
SA1
0A0000, 1H to 0BFFFC, DH (16 bits on MSB side)
bit31 to 16
64 Kbyte
SA2
0C0000, 1H to 0DFFFC, DH (16 bits on MSB side)
bit31 to 16
64 Kbyte
SA3
0E0000, 1H to 0EFFFC, DH (16 bits on MSB side)
bit31 to 16
32 Kbyte
SA4
0F0000, 1H to 0F3FFC, DH (16 bits on MSB side)
bit31 to 16
8 Kbyte
SA5
0F4000, 1H to 0F7FFC, DH (16 bits on MSB side)
bit31 to 16
8 Kbyte
SA6
0F8000, 1H to 0FFFFC, DH (16 bits on MSB side)
bit31 to 16
16 Kbyte
• Registers
FLCR : Status register (CPU mode)
This register indicates the FLASH memory operating status. The register controls interrupts to the CPU as well
as writing to the FLASH memory.
This register is accessible only in CPU mode. Do not access this register with read modify write instructions.
0007C0H
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
INTE
RDYINT
WE
RDY
LPM
R/W
(0)
R/W
(0)
R/W
(0)
R
(X)
(X)
(X)
(X)
R/W
(0)
R/W : Read/Write enabled, R : Read only, : Not in use, X : Undefined
FWTC : Wait register
This register controls waiting for the FLASH memory in CPU mode.
The register also controls accessing to read from the FLASH memory (33 MHz operations) at high speeds.
0007C4H
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
FACH
WTC1
WTC0
()
()
()
()
W
(0)
R/W
(0)
R/W
(0)
()
R/W : Read/Write enabled, W : Write only, : Not in use, X : Undefined
73
MB91F155A/MB91155/MB91154
17. 8-bit D/A Converter
This block is of an 8-bit resolution, R-2R D/A converter. The block contains three D/A converter channels and
each D/A control register can control output independently.
The D/A converter pin is a dedicated pin.
• Block Diagram
R − BUS
DA27 ∼ DA20
DA17 ∼ DA10
DAVC
74
DA07 ∼ DA00
DAVC
DAVC
DA27
DA17
DA07
DA20
DA10
DA00
DAE2
Standby control
DAE1
Standby control
DAE0
Standby control
D/A output channel 2
D/A output channel 1
D/A output channel 0
MB91F155A/MB91155/MB91154
• Register List
bit
DADR0
00000E3H
bit
DADR1
00000E2H
bit
DADR2
00000E1H
bit
DACR0
00000DFH
bit
DACR1
00000DEH
bit
DACR2
00000DDH
7
6
5
4
3
2
1
0
DA07
DA06
DA05
DA04
DA03
DA02
DA01
DA00
15
14
13
12
11
10
9
8
DA17
DA16
DA15
DA14
DA13
DA12
DA11
DA10
23
22
21
20
19
18
17
16
DA27
DA26
DA25
DA24
DA23
DA22
DA21
DA20
7
6
5
4
3
2
1
0
DAE0
15
14
13
12
11
10
9
8
DAE1
23
22
21
20
19
18
17
16
DAE2
Initial value
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
XXXXXXXXB ( R/W )
- - - - - - - 0B ( R/W )
- - - - - - - 0B ( R/W )
- - - - - - - 0B ( R/W )
( ) : Access, R/W : Read/Write enabled, : Not in use, X : Undefined
75
MB91F155A/MB91155/MB91154
18. 8/16-bit Up/Down Counters/Timers
This is the up/down counter/timer block consisting of six event input pins, two 8-bit up/down counters, two 8-bit
reload/compare registers, and their control circuits.
The features of this module are as follows :
• Capable of counting in the (0) d- (256) d range by the 8-bit count register.
(In 16-bit × 1 operating mode, the register can count in the (0) d- (65535) d range.)
• Four count modes to choose from by the count clock.
• In timer mode the count clock can be selected from two internal clock types.
• In up/down count mode an external pin input signal detection edge can be selected.
• The phase-difference count mode is suitable for encoder counting, such as of motors. Rotation angles, rotating
speeds, and so on can be counted accurately and easily by inputting the output of phases A, B, and Z.
• Two types of function to choose from for the ZIN pin. (Enabled in all modes)
• Equipped with compare and reload functions which can be used individually or in combination. When combined,
these functions can count up/down at any width.
• The immediately preceding count direction can be identified by the count direction flag.
• Capable of individually controlling interrupt generation when comparison results match, at occurrence of reload
(underflow) or overflow, or when the count direction changes.
76
MB91F155A/MB91155/MB91154
• Block Diagram
• 8/16-bit Up/Down Counter/Timer (channel 0)
Data bus
8 bit
CGE1
ZIN0
CGE0
RCR0
(Reload/compare register 0)
C/GS
RCUT
Reload control
UCRE
RLDE
Edge/level detection
UDCC
Counter clear
8 bit
UDCR0
(Up/down count register 0)
Carry
CES1
CES0
CMS1
CMS0
UDFF
CITE
OVFF
UDIE
Counter clock
AIN0
BIN0
CMPF
Up/down count
clock selection
Prescaler
UDF1
UDF0
CDCF
CFIE
CSTR
Interrupt output
CLKS
77
MB91F155A/MB91155/MB91154
• 8/16-bit Up/Down Counter/Timer (channel 1)
Data bus
8 bit
CGE1
ZIN1
CGE0
RCR1
(Reload/compare register 1)
C/GS
RCUT
Reload control
UCRE
RLDE
Edge/level detection
Counter clear
UDCC
8 bit
UDCR1
(Up/down count register 1)
CMPF
UDFF
CMS1
CMS0
CES1
CES0
M16E
CITE
Carry
Counter clock
AIN1
BIN1
Up/down count
clock selection
Prescaler
UDF1
UDF0
CDCF
CFIE
CSTR
Interrupt output
CLKS
78
UDIE
OVFF
MB91F155A/MB91155/MB91154
• Register List
bit
7
6
5
4
Address : 00005FH
2
1
0
15
14
13
12
Address : 00005EH
11
10
9
8
7
6
5
4
Address : 00005DH
3
2
1
0
15
14
13
12
Address : 00005CH
11
10
9
8
7
6
5
4
Address : 000063H
3
2
1
0
7
6
5
4
Address : 000067H
3
2
1
0
7
6
5
4
Address : 000061H
3
2
1
0
7
6
5
4
Address : 000065H
3
2
1
0
15
14
13
12
Address : 000060H
11
10
9
8
15
14
13
12
(R/W)
Initial value
(R/W)
Initial value
11
CCRH1
Initial value
Initial value
00000000B
CCRH0
bit
Initial value
-000X000B (R/W, W)
CCRL1
bit
(W)
-000X000B (R/W, W)
CCRL0
bit
(W)
Initial value
00000000B
CSR1
bit
Initial value
00000000B
CSR0
bit
(R)
00000000B
RCR1
bit
Initial value
00000000B
RCR0
bit
(R)
00000000B
UDCR1
bit
Initial value
00000000B
UDCR0
bit
Address : 000064H
3
10
9
8
(R/W)
Initial value
-0000000B
(R/W)
( ) : Access, R/W : Read/Write enabled, R : Read only, W : Write only, : Not in use, X : Undefined
79
MB91F155A/MB91155/MB91154
19. Peripheral STOP Control
This function can be used to stop the clock of unused resources in order to conserve more power.
• Register List
Address
bit7
bit0
000090H
STPR0
0000 - - - - B ( R/W )
000091H
STPR1
00000000B ( R/W )
000092H
STPR2
000000 - - B ( R/W )
( ) : Access, R/W : Read/Write enabled, : Not in use
80
Initial value
MB91F155A/MB91155/MB91154
■ ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Ratings
Parameter
(VSS = AVSS = 0.0 V)
Symbol
Value
Min
Max
Unit
Remarks
Power supply voltage
VCC
VSS − 0.3
VSS + 3.6
V
Analog supply voltage
AVCC
VSS − 0.3
VSS + 3.6
V
*1
Analog reference voltage
AVRH
VSS − 0.3
VSS + 3.6
V
*1
Input voltage
VI
VSS − 0.3
VCC + 0.3
V
Input voltage
(open drain port J)
VI2
VSS − 0.3
VSS + 5.5
V
Analog pin input voltage
VIA
VSS − 0.3
AVCC + 0.3
V
Output voltage
VO
VSS − 0.3
VCC + 0.3
V
“L” level maximum output current
IOL
10
mA
*2
“L” level average output current
IOLAV
4
mA
*3
“L” level total maximum output current
ΣIOL
100
mA
ΣIOLAV
50
mA
*4
IOH
−10
mA
*2
“H” level average output current
IOHAV
−4
mA
*3
“H” level total maximum output current
ΣIOH
−50
mA
ΣIOHAV
−20
mA
Power consumption
PD
500
mW
Operating temperature
TA
0
+70
°C
Tstg
−55
+150
°C
“L” level total average output current
“H” level maximum output current
“H” level total average output current
Storage temperature
*4
*1 : Take care not to exceed VCC + 0.3 V when turning on the power, for example.
Take care also to prevent AVCC from exceeding VCC when turning on the power, for example.
*2 : The maximum output current stipulates the peak value of a single concerned pin.
*3 : The average output current stipulates the average current flowing through a single concerned pin over a period
of 100 ms.
*4 : The total average output current stipulates the average current flowing through all concerned pins over a period
of 100 ms.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
81
MB91F155A/MB91155/MB91154
2. Recommended Operating Conditions
Parameter
Symbol
Power supply voltage
VCC
Analog supply voltage
(VSS = AVSS = 0.0 V)
Value
Min
Max
3.15
3.6
Unit
During normal operations.
V
2.0
3.6
AVCC
VSS + 3.15
VSS + 3.6
V
Analog reference voltage
(High potential side)
AVRH
AVCC − 0.3
AVCC
V
Analog reference voltage
(Low potential side)
AVRL
AVSS
AVSS + 0.3
V
TA
0
+70
°C
Operating temperature
Remarks
The RAM state is retained
when stopped.
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the
semiconductor device. All of the device’s electrical characteristics are warranted when the device is
operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation
outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representatives beforehand.
82
MB91F155A/MB91155/MB91154
3. DC Characteristics
Parameter
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Pin name
Condition
VIH
Input except for
hysteresis input pin*
VIHS
Symbol
Value
Unit
Remarks
Min
Typ
Max
0.65 ×
VCC
VCC + 0.3
V
Hysteresis input pin*
0.8 × VCC
VCC + 0.3
V
VIL
Input except for
hysteresis input pin*
VSS − 0.3
0.25 ×
VCC
V
VILS
Hysteresis input pin*
VSS − 0.3
0.2 × VCC
V
“H” level output
voltage
VOH
Except for port J.
VCC = 3.15 V
VCC − 0.5
IOH = 4.0 mA
V
“L” level output
voltage
VOL
Except for port J.
VCC = 3.15 V
IOL = 4.0 mA
0.4
V
Input leakage
current
ILI
VCC = 3.6 V,
VSS <VI < VCC
±5
µA
“L” level output
voltage
VOL2
Port J
VCC = 3.15 V
IOL = 15 mA
0.4
V
Open drain
Output application voltage
VD
Port J
VCC − 0.3
VSS + 5.0
V
Open drain
50
kΩ
“H” level input
voltage
“L” level input
voltage
Pullup
resistance
Power supply
current
Input capacity
RPULL RST, pullup pin
ICC
VCC
VCC = 3.3 V,
33 MHz
85
120
External
mA buss access
available
ICCS
VCC
VCC = 3.3 V,
33 MHz
60
100
mA
During sleep
mode
When
stopped and
calender is
not use (32
kHz stopped)
ICCH
VCC
CIN
Other than Vcc, Vss,
AVcc, AVss, and
AVRH
VCC = 3.3 V,
TA = +25 °C
15
150
µA
10
pF
* : Refer to “■I/O CIRCUIT TYPE”.
83
MB91F155A/MB91155/MB91154
4. Flash Memory Erase and Programming Performance
Parameter
Unit
Remarks
Min
Typ
Max
Sector Erase Time
1*
15 *
s
Excludes programming time prior to erasure
Half Word Programming
Time
16 *
3600 *
µs
Excludes system-level overhead
Chip Programming Time
2.1 *
s
Excludes system-level overhead
10000
cycle
Erase/Program Cycle
* : TA = +25 °C, VCC = 3.3 V
84
Value
MB91F155A/MB91155/MB91154
5. AC Characteristics
(1) Clock Timing Ratings
Parameter
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Symbol
Pin
name
Clock frequency
(High speed and self
oscillation)
Clock frequency
(High speed and PLL in use)
Condition
Value
Min
Max
Unit
Range in which self
oscillation is allowed
fC
X0, X1
Clock frequency
(High speed an 1/2 division
input)
10
16.5
10
18
Remarks
MHz Range in which self
oscillation and the
use of the PLL for
external clock input
are allowed
Range in which
MHz external clocks can
be input
Clock frequency
(For calendar macro)
fCA
X0A,
X1A
Clock cycle time
tC
X0, X1
55.6
100
25
15
8
0.625*3
33
0.625*3
25*2
0.625*3
33
Analog section
excluded. *1
1
33
Analog section *1
30.3
1600*3
40*2
1600*3
30.3
1600*3
30.3
1000
PWH
Clock pulse width
PWL
Input clock rising
tcr
Input clock falling
tcf
Internal
operating clock
frequency
Internal operating clock cycle
time
CPU
system
fCP
Bus
system
fCPB
Peripheral
system
fCPP
CPU
system
tCP
Bus
system
tCPB
Peripheral
system
X0, X1
X0, X1
tCPP
One wait is
set with the
wait
controller.
32
kHz
Self oscillation and
external clocks
ns
(tcr + tcf)
MHz
ns
Analog section
excluded. *1
section *1
*1 : The target analog section is the A/D.
*2 : The maximum external bus operating frequency allowed is 25 MHz.
*3 : The value when a minimum clock frequency of 10 MHz is input to X0 and half a division of the oscillator circuit
and the 1/8 gear are in use.
85
MB91F155A/MB91155/MB91154
tC
PWH
PWL
tcf
tcr
VCC
Supply voltage (V)
Operation assurance range
3.6
fCPP
3.15
fCP
0.625 M
Frequency (Hz)
86
33 M
MB91F155A/MB91155/MB91154
The relationship between the X0 input and the internal clock set with the CHC/CCK1/CCK0 bit of the GCR (Gear
Control Register) is as shown next.
X0 input
• Source oscillation × 1
(GCR CHC bit : 0)
(a) Gear × 1 internal clock
CCK1/0 : 00
(b) Gear × 1/2 internal clock
CCK1/0 : 01
tCYC
tCYC
tCYC
(c) Gear × 1/4 internal clock
CCK1/0 : 10
tCYC
(d) Gear × 1/8 internal clock
CCK1/0 : 11
• Source oscillation × 1/2
(GCR CHC bit : 1)
(a) Gear × 1 internal clock
CCK1/0 : 00
(b) Gear × 1/2 internal clock
CCK1/0 : 01
(c) Gear × 1/4 internal clock
CCK1/0 : 10
(d) Gear × 1/8 internal clock
CCK1/0 : 11
tCYC
tCYC
tCYC
tCYC
87
MB91F155A/MB91155/MB91154
(2) Clock Output Timing
Parameter
Cycle time
Symbol
Pin
name
tCYC
CLK
CLK↑→CLK↓
tCHCL
CLK
CLK↓→CLK↑
tCLCH
CLK
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Value
Condition
Unit
Remarks
Min
Max
tCP
ns
tCPB
*1
On using doubla
tCYC/2−10
tCYC/2+10
ns
*2
tCYC/2−10
tCYC/2+10
ns
*3
tCYC
tCHCL
tCLCH
VOH
VOH
VOL
CLK
*1 : tCYC is a frequency for 1clock cycle including a gear cycle.
Use the doublur when CPU frequency is above 25 MHz.
*2 : Rating at a gear cycle of × 1
When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute “n” in the following equations wiht 1/2, 1/4, 1/8,
respectively.
• Min : (1−n/2) × tCYC−10
• Max : (1−n/2) × tCYC+10
Select a gear sysle of × 1 when using the doublur.
*3 : Rating at a gear cycle of × 1
When a gear cycle of 1/2, 1/4, 1/8 selected, substitute “n” in the following equations wiht 1/2, 1/4, 1/8,
respectively.
• Min : n/2 × tCYC−10
• Max : n/2 × tCYC+10
Select a gear sysle of × 1 when using the doublur.
88
MB91F155A/MB91155/MB91154
(3) Reset Input Ratings
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Parameter
Reset input time
Symbol
Pin
name
Condition
tRSTL
RST
Value
Min
Max
tCP × 5
Unit
Remarks
ns
tRSTL
RST
0.2 VCC
(4) Power On Reset
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Parameter
Symbol
Power supply rising time
fR
Power supply cutoff time
tOFF
Pin
name
Condition
VCC
tR
VCC
Value
Unit
Remarks
20
ms
VCC < 0.2 V before
turning up the power.
ms
Min
Max
2
tOFF
0.9 × VCC
0.2 V
A rapid change in supply voltage might activate power on reset.
When the supply voltage needs to be varied while operating, it is recommended to minimize
fluctuations to smoothly start up the voltage.
VCC
Holding RAM data.
It is recommended to keep the rising
inclination less than 50 mV/ms.
VSS
VCC
RST
tRSTL
When turning on the power, start the RST pin in
“L” level state, allow as much time as for tRSTL after
reaching the VCC power supply level and then set
the pin to the H level.
89
MB91F155A/MB91155/MB91154
(5) Serial I/O (CH0-4)
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Symbol
Pin
name
Serial clock cycle time
tSCYC
SCK ↓ → SO delay time
tSLOV
Valid SI → SCK ↑
tIVSH
SCK ↑ → valid SI hold time
tSHIX
Serial clock “H” pulse width
Parameter
Condition
Value
Max
8 tCPP
ns
−10
50
ns
50
ns
50
ns
tSHSL
4 tCPP − 10
ns
Serial clock “L” pulse width
tSLSH
4 tCPP − 10
ns
SCK ↓ → SO delay time
tSLOV
0
50
ns
Valid SI → SCK ↑
tIVSH
50
ns
50
ns
6 tCPP
ns
Internal
clock
External
clock
SCK ↑ → valid SI hold time
tSHIX
Serial busy period
tBUSY
SCS ↓ → SCK and SO delay time
tCLZO
50
ns
SCS ↓ → SCK input mask time
tCLSL
3 tCPP
ns
SCS ↑ → SCK and SO Hi-Z time
tCHOZ
50
ns
Internal shift clock mode
tSCYC
SCK
tSLOV
SO
SI
tSHIX
tIVSH
External shift clock mode
tCLZO
tSLSH
tSHSL
SCK
tSLOV
SO
SI
tIVSH
SCS
tCLSL
90
Unit Remarks
Min
tSHIX
tBUSY
tCHOZ
MB91F155A/MB91155/MB91154
(6) External Bus Measurement Conditions
The following conditions apply to items that are not specifically stipulated.
• AC characteristics measurement conditions
VCC : 3.3 V
Input
Output
VCC
VIH
VOH
VIL
VOL
0V
VIH
2.4 V
VOH
1/2VCC
VIL
0.8 V
VOL
1/2VCC
(The input rise/fall time is less
than 10 ns.)
• Load condition
Output pin
C = 50 pF
( VCC : 3.3 V )
91
MB91F155A/MB91155/MB91154
(7) Normal Bus Access and Read/Write Operations
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Parameter
Symbol
Pin name
CS 0 - CS3 delay time
tCHCSL
CS 0 - CS3 delay time
tCHCSH
CLK
CS0 to CS3
Address delay time
tCHAV
Data delay time
tCHDV
RD delay time
tCLRL
RD delay time
tCLRH
WR0 - WR1 delay time
tCLWL
WR0 - WR1 delay time
tCLWH
Valid address →
valid data input time
tAVDV
RD ↓ → valid data input time
tRLDV
Data setup → RD ↑ time
tDSRH
RD ↑ → Rdata hold time
tRHDX
Condition
Value
Unit
Remarks
Min
Max
15
ns
15
ns
CLK
A23 to A00
15
ns
CLK
D31 to D16
15
ns
10
ns
10
ns
10
ns
10
ns
3/2×
tCYC − 40
ns
*1, *2
tCYC − 25
ns
*1
25
ns
0
ns
CLK
RD
CLK
WR0 to WR1
A23 to A00
D31 to D16
RD
D31 to D16
*1 : If the bus is extended with either automatic wait insertion or RDY input, add the (tCYC × the number of extended
cycles) time to this value.
*2 : This is the value at the time of (gear cycle × 1) .
When the gear cycle is set to 1/2, 1/4 or 1/8, substitute “n” in the following formula with 1/2, 1/4 or 1/8 respectively.
Formula : (2 − n / 2) × tCYC − 40
92
MB91F155A/MB91155/MB91154
tCYC
BA1
BA2
VOH
VOH
VOL
CLK
VOH
VOL
tCHCSH
tCHCSL
VOH
CS0 to CS3
VOL
tCHAV
VOH
VOL
A23 to A00
tCLRL
tCLRH
VOH
RD
VOL
tRLDV
tRHDX
tAVDV
tDSRH
VIH
VIL
D31 to D16
tCLWL
Read
VIH
VIL
tCLWH
VOH
WR0 to WR1
VOL
tCHDV
D31 to D16
VOH
VOL
Write
93
MB91F155A/MB91155/MB91154
(8) Ready Input Timing
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Parameter
RDY setup time → CLK ↓
CLK ↓ → RDY hold time
Symbol
Pin
name
tRDYS
RDY
CLK
tRDYH
RDY
CLK
Condition
Value
Unit
Min
Max
20
ns
0
ns
tCYC
CLK
VOH
VOH
VOL
VOL
tRDYS tRDYH
94
When
RDY wait
is applied
VIL
When
RDY wait
is not applied
VIH
tRDYS tRDYH
VIH
VIL
VIL
VIH
VIH
VIL
Remarks
MB91F155A/MB91155/MB91154
(9) Hold Timing
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Parameter
Pin
name
Symbol
BGRNT delay time
tCHBGL
BGRNT delay time
tCHBGH
Pin floating → BGRNT ↓ time
tXHAL
BGRNT ↑ → Pin valid time
tHAHV
CLK
BGRNT
Condition
BGRNT
Value
Unit
Min
Max
10
ns
10
ns
tCYC − 10
tCYC + 10
ns
tCYC − 10
tCYC + 10
ns
Remarks
Note : More than one cycle exist after BRQ is fetched and before BGRNT changes.
tcyc
CLK
VOH
VOH
VOH
BRQ
tCHBGL
tCHBGH
VOH
BGRNT
VOL
tXHAL
tHAHV
Each pin
High impedance
95
MB91F155A/MB91155/MB91154
(9) DMA Controller Timing
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Parameter
Symbol
Pin name
DREQ input pulse width
tDRWH
DREQ0 to DREQ2
DACK delay time
(typical bus)
(typical DRAM)
tCLDL
CLK
DACK0 to DACK2
tCLDH
DEOP delay time
(typical bus)
(typical DRAM)
tCLEL
CLK
DEOP0 to DEOP2
tCLEH
DACK delay time
(Single Dram)
(Hyper Dram)
tCHDL
CLK
DACK0 to DACK2
tCHDH
DEOP delay time
(Single Dram)
(Hyper Dram)
Condition
tCHEL
CLK
DEOP0 to DEOP2
tCHEH
Value
Max
2 tCYC
ns
6
ns
6
ns
6
ns
6
ns
n / 2 × tCYC
ns
6
ns
n / 2 × tCYC
ns
6
ns
tcyc
VOH
VOH
VOL
CLK
VOL
tCLDH
tCLDL
tCLEL
DACK0 to DACK2
DEOP0 to DEOP2
(Typical bus)
(Typical DRAM)
tCLEH
VOH
VOL
tCHDH
DACK0 to DACK2
DEOP0 to DEOP2
( Single DRAM )
( Hyper DRAM )
tCHDL
VOH
VOL
tCHEL
tDRWH
DREQ0 to DREQ2
96
VIH
Unit Remarks
Min
VIH
MB91F155A/MB91155/MB91154
6. A/D Converter Electrical Characteristics
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Symbol
Pin
name
Resolution
Conversion time
Total error
Linearity error
Differential linearity error
Zero transition error
VOT
AN0 to
AN7
Full-scale transition error
VFST
AN0 to
AN7
Analog input current
IAIN
AN0 to
AN7
Analog input voltage
VAIN
AN0 to
AN7
Reference voltage
AVRH
AVRH
Parameter
Supply
current
Reference
voltage
supply
current
Conversion
in operation
IA
Conversion
stopped
IAH
Conversion
in operation
IR
Conversion
stopped
IRH
Interchannel variation
AVCC
AVRH
AN0 to
AN7
Condition
AVCC = 3.3 V,
AVRH = 3.3 V
AVCC = 3.3 V,
AVRH = 3.3 V
Value
Unit
Min
Typ
Max
10
Bit
5.1
µs
±4.0
LSB
±3.5
LSB
±2.0
LSB
Remarks
AVSS − 1.5 AVSS + 0.5 AVSS + 2.5 LSB
AVRH − 5.5 AVRH − 1.5 AVRH + 0.5 LSB
0.1
10
µA
AVSS
AVRH
V
AVCC
V
3.0
5.0
mA
5.0
µA
2.0
3.0
mA
10
µA
4
LSB
AVCC = 3.3 V
AVCC = 3.3 V,
AVRH = 3.3 V
Notes : • The smaller the |AVRH| is, the greater the error is in general.
• The external circuit output impedance of analog input should be used in compliance with the following
requirements :
External circuit output impedance ≤ 2 (kΩ)
If the output impedance of the external circuit is too high, an analog voltage sampling duration shortage
might occur. (Sampling duration = 1.4 µs : @33 MHz)
97
MB91F155A/MB91155/MB91154
• A/D Converter Glossary
• Resolution
: Analog changes that are identifiable by the A/D converter.
• Linearity error
: The deviation of the straight line connecting the zero transition point
(00 0000 0000 ←→ 00 0000 0001) with the full-scale transition point
(11 1111 1110 ←→ 11 1111 1111) from actual conversion characteristics.
• Differential linearity error : The deviation of input voltage needed to change the output code by one LSB
from the theoretical value.
• Total error
: The difference between actual and theoretical conversion values including a
zero transition/full-scale transition/linearity error.
Total error
3FF
3FE
Digital output
3FD
Actual conversion
characteristics
{1 LSB' ( N − 1 ) + 0.5 LSB'}
1.5 LSB'
004
VNT
(Actual measurement)
Actual conversion
characteristics
003
002
Theoretical characteristics
001
0.5 LSB'
AVSS
Analog input
1 LSB’ (theoretical value) =
AVRH − AVSS
1024
[V]
VOT’ (theoretical value) =
AVSS + 0.5 LSB’
[V]
AVRH
VFST’ (theoretical value) = AVRH − 1.5 LSB’ [V]
Total error of digital output N =
VNT − {1 LSB’ × (N − 1) + 0.5 LSB’}
1 LSB’
VNT : Voltage at which digital output changes from (N + 1) to N.
(Continued)
98
MB91F155A/MB91155/MB91154
(Continued)
Differential linearity error
Linearity error
3FF
Actual conversion
characteristics
N+1
{1 LSB ( N − 1 ) + VOT}
Digital output
Theoretical
characteristics
VFST
(Actual
measurement)
3FD
Digital output
3FE
004
VNT
(Actual
measurement)
Actual conversion
characteristics
Theoretical characteristics
003
002
N−2
AVSS
1 LSB =
Actual conversion
characteristics
AVSS
AVRH
Analog input
Differential linearity error =
of digital output N
VFST
(Actual
measurement)
VNT
(Actual
measurement)
VOT
(Actual measurement)
=
N
N−1
001
Linearity error of digital
output N
Actual conversion
characteristics
VNT − {1 LSB × (N − 1) + VOT}
1 LSB
[LSB]
V (N + 1) T − VNT
1 LSB
[LSB]
VFST − VOT
1022
−1
AVRH
Analog input
[V]
VOT : Voltage at which digital output changes from (000) H to (001) H.
VFST : Voltage at which digital output changes from (3FE) H to (3FF) H.
7. D/A Converter Electrical Characteristics
(VCC = 3.15 V to 3.6 V, VSS = AVSS = 0 V, TA = 0 °C to +70 °C)
Value
Symbol
Pin
name
Condition
Min
Typ
Max
Resolution
8
Bit
Differential linearity error
1
LSB
Conversion time
20
µs
Analog output impedance
29
kΩ
Parameter
Remarks
Unit
*
* : CL = 20 pF
99
MB91F155A/MB91155/MB91154
■ EXAMPLE CHARACTERISTICS
(1) “H” level output voltage
(2) “L” level output voltage
“H” level output voltage vs. Power supply voltage
“L” level output voltage vs. Power supply voltage
400
5
350
300
3
VOL [mV]
VOH [V]
4
2
250
200
150
100
1
50
0
2.8 3.0 3.2 3.4 3.6 3.8 4.0 4.2
VCC [V]
(3) “L” level output voltage (Open drain)
70
300
60
250
50
R [kΩ]
VOL [mV]
80
350
200
150
50
10
3.4 3.6
VCC [V]
3.8
4.0
3.8
4.0
4.2
40
20
3.2
3.4 3.6
VCC [V]
30
100
3.0
3.2
Pull-up resistance vs. Power supply voltage
400
0
2.8
3.0
(4) Pull-up resistance
“L” level output voltage (Open drain) vs.
Power supply voltage
100
0
2.8
4.2
0
2.8 3.0 3.2 3.4 3.6 3.8 4.0 4.2
VCC [V]
MB91F155A/MB91155/MB91154
(5) Power supply
(6) Power supply at sleeping
Power supply vs. Voltage
Power supply (Sleeping) vs. Voltage
120
100
ICCS [mA]
ICC [mA]
80
60
40
MB91154
MB91155
MB91F155A
20
0
2.8
3.0
3.2
3.4
3.6
3.8
100
90
80
70
60
50
40
30
20
10
0
2.8
MB91154
MB91155
MB91F155A
3.0
3.2
3.4
VCC [V]
VCC [V]
(7) Power supply at stopping
3.8
(8) A/D conversion power supply
Power supply (Stopping) vs. Voltage
A/D conversion power supply current vs.
Power supply voltage
120
5
100
4
80
IA [mA]
ICCH [ µA]
3.6
60
3
2
40
1
20
0
2.8
3.0
3.2
3.4
VCC [V]
3.6
0
2.8
3.8
3.0
3.2
3.4
VCC [V]
3.6
3.8
(9) A/D conversion reference voltage supply current
(33 MHz)
(10) D/A conversion power supply current (33 MHz)
A/D conversion reference voltage supply current vs.
Voltage
D/A conversion power supply current vs.
Power supply voltage
1.0
2.0
0.8
IADA [mA]
IR [mA]
1.5
1.0
0.6
0.4
0.5
0.2
0.0
2.8
3.0
3.2
3.4
VCC [V]
3.6
3.8
0.0
2.8
3.0
3.2
3.4
VCC [V]
3.6
3.8
101
MB91F155A/MB91155/MB91154
■ ORDERING INFORMATION
Part number
102
Package
MB91F155APFV-G
MB91155PFV-G-XXX
MB91154PFV-G-XXX
144-pin plastic LQFP
(FPT-144P-M08)
MB91F155APF-G
144-pin plastic LQFP
(FPT-144P-M01)
Remarks
MB91F155A/MB91155/MB91154
■ PACKAGE DIMENSION
144-pin plastic LQFP
(FPT-144P-M08)
*Pins width and pins thickness include plating thickness.
22.00±0.20(.866±.008)SQ
20.00±0.10(.787±.004)SQ
108
0.145±0.055
(.006±.002)
73
109
72
0.08(.003)
Details of "A" part
+0.20
1.50 –0.10
+.008
.059 –.004
0°~8°
INDEX
144
37
"A"
LEAD No.
1
36
0.50(.020)
C
0.22±0.05
(.009±.002)
0.08(.003)
0.50±0.20
(.020±.008)
0.60±0.15
(.024±.006)
(Mounting height)
0.10±0.10
(.004±.004)
(Stand off)
0.25(.010)
M
2000 FUJITSU LIMITED F144019S-c-2-4
Dimensions in mm (inches)
(Continued)
103
MB91F155A/MB91155/MB91154
(Continued)
144-pin plastic LQFP
(FPT-144P-M01)
(MB91F155A only)
*Pins width and pins thickness include plating thickness.
32.00±0.40(1.260±.016)SQ
28.00±0.20(1.102±.008)SQ
108
0.17±0.06
(.007±.002)
73
109
72
0.10(.004)
Details of "A" part
3.65±0.20
(Mounting height)
(.144±.008)
0.25(.010)
INDEX
0~8°
144
37
1
0.65(.026)
C
"A"
36
0.32±0.05
(.013±.002)
0.13(.005)
0.80±0.20
(.031±.008)
0.88±0.15
(.035±.006)
+0.10
0.30 –0.25
+.004
.012 –.010
(Stand off)
M
2001 FUJITSU LIMITED F144002S-c-4-4
Dimensions in mm (inches)
104
MB91F155A/MB91155/MB91154
FUJITSU LIMITED
All Rights Reserved.
The contents of this document are subject to change without notice.
Customers are advised to consult with FUJITSU sales
representatives before ordering.
The information and circuit diagrams in this document are
presented as examples of semiconductor device applications, and
are not intended to be incorporated in devices for actual use. Also,
FUJITSU is unable to assume responsibility for infringement of
any patent rights or other rights of third parties arising from the use
of this information or circuit diagrams.
The products described in this document are designed, developed
and manufactured as contemplated for general use, including
without limitation, ordinary industrial use, general office use,
personal use, and household use, but are not designed, developed
and manufactured as contemplated (1) for use accompanying fatal
risks or dangers that, unless extremely high safety is secured, could
have a serious effect to the public, and could lead directly to death,
personal injury, severe physical damage or other loss (i.e., nuclear
reaction control in nuclear facility, aircraft flight control, air traffic
control, mass transport control, medical life support system, missile
launch control in weapon system), or (2) for use requiring
extremely high reliability (i.e., submersible repeater and artificial
satellite).
Please note that Fujitsu will not be liable against you and/or any
third party for any claims or damages arising in connection with
above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You
must protect against injury, damage or loss from such failures by
incorporating safety design measures into your facility and
equipment such as redundancy, fire protection, and prevention of
over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or
technologies subject to certain restrictions on export under the
Foreign Exchange and Foreign Trade Law of Japan, the prior
authorization by Japanese government will be required for export
of those products from Japan.
F0206
FUJITSU LIMITED Printed in Japan