Freescale Semiconductor, Inc. MOTOROLA Document order number: MC33981 Rev 2.0, 10/2004 SEMICONDUCTOR TECHNICAL DATA Preliminary Information 33981 High-Frequency, High-Current, Self-Protected High-Side Switch (4.0 mΩ up to 60 kHz) HIGH-SIDE SWITCH 4.0 mΩ Freescale Semiconductor, Inc... The 33981 is a high-frequency, self-protected 4.0 mΩ RDS(ON) high-side switch used to replace electromechanical relays, fuses, and discrete devices in power management applications. The 33981 can be controlled by pulse-width modulation (PWM) with a frequency up to 60 kHz. It is designed for harsh environments, and it includes self-recovery features. The 33981 is suitable for loads with high inrush current, as well as motors and all types of resistive and inductive loads. The 33981 is packaged in a 12 x 12 nonleaded power-enhanced Power QFN package with exposed tabs. Features • Single 4.0 mΩ RDS(ON) Maximum High-Side Switch • • • • • • • • Bottom View PWM Capability up to 60 kHz with Duty Cycle from 5% to 100% Very Low Standby Current Slew Rate Control with External Capacitor Overcurrent and Overtemperature Protection, Undervoltage Shutdown and Fault Reporting Reverse Battery Protection Gate Drive Signal for External Low-Side N-Channel MOSFET with Protection Features Output Current Monitoring Temperature Feedback PNA SUFFIX SCALE 1:1 CASE 1402-02 16-TERMINAL PQFN (12 X 12) ORDERING INFORMATION Device Temperature Range (TA) Package PC33981PNA/R2 -40°C to 125°C 16 PQFN Simplified Application Diagram 33981 Simplified Application Diagram VDD VDD VPWR 33981 SR I/O I/O MCU I/O I/O A/D A/D CONF FS INLS EN INHS TEMP CSNS OCLS VPWR CBOOT OUT DLS GLS GND This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice. © Motorola, Inc. 2004 For More Information On This Product, Go to: www.freescale.com M Freescale Semiconductor, Inc. VPWR Undervoltage Detection Temperature Feedback TEMP SR Gate Driver Slew Rate Control FS EN Logic INHS Freescale Semiconductor, Inc... CBOOT Bootstrap Supply INLS Current Protection 100 A Overtemperature Detection OUT Current Recopy 1/20000 5.0 V RDWN OUT IDWN 5.0 V Low-Side Gate Driver and Protection GLS DLS ICONF CONF IOCLS CrossConduction GND CSNS OCLS Figure 1. 33981 Simplified Internal Block Diagram 33981 2 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Transparent Top View of Package CSNS TEMP EN INHS Freescale Semiconductor, Inc... FS INLS CONF OCLS DLS GLS SR CBOOT 1 2 3 4 5 13 6 7 GND 8 9 10 11 12 16 OUT 15 OUT 14 VPWR TERMINAL DEFINITIONS Functional descriptions of some of these terminals can be found in the System/Application Information section beginning on page 19. Terminal Terminal Name Formal Name Definition 1 CSNS Output Current Monitoring This terminal is used to output a current proportional to the high-side OUT current and is used externally to generate a ground-referenced voltage for the microcontroller (MCU) to monitor OUT current. 2 TEMP Temperature Feedback This terminal reports an analog value proportional to the temperature of the GND flag (terminal 13). It is used by the MCU to monitor board temperature. 3 EN Enable (Active High) This is an input used to place the device in a low current sleep mode. This terminal has an passive internal pulldown. 4 INHS Serial Input High Side The input terminal is used to directly control the OUT. This input has an active internal pulldown current source and requires CMOS logic levels. 5 FS Fault Status (Active Low) This is an open drain-configured output requiring an external pull-up resistor to VDD (5.0 V) for fault reporting. When a device fault condition is detected, this terminal is active LOW. 6 INLS Serial Input Low Side The input terminal is used to directly control an external low-side N-channel MOSFET and has an active internal pulldown current source and requires CMOS logic levels. It can be controlled independently of the INHS depending of CONF terminal. 7 CONF Configuration Input This input terminal is used to manage the cross-conduction between the internal highside N-channel MOSFET and the external low-side N-channel MOSFET. The terminal has an active internal pullup current source. When CONF is at 0 V, the two MOSFETs are controlled independently. When CONF is at 5.0 V, the two MOSFETs cannot be on at the same time. 8 OCLS Low-Side Overload This terminal sets the VDS protection level of the external low-side MOSFET. This terminal has an active internal pullup current source. It must be connected to an external resistor. 9 DLS Drain Low Side This terminal is the drain of the external low-side N-channel MOSFET. Its monitoring allows for protection features. 10 GLS Low-Side Gate This terminal is an output used to drive the gate of the external low-side N-channel MOSFET. 11 SR Slew Rate Control A capacitor connected between this terminal and the ground is used to control the output slew rate. MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 3 Freescale Semiconductor, Inc. TERMINAL DEFINITIONS (continued) Functional descriptions of some of these terminals can be found in the System/Application Information section beginning on page 19. Terminal Name Formal Name Definition 14 VPWR Positive Power Supply This terminal connects to the positive power supply and is the source input of operational power for the device. The VPWR terminal is a backside surface mount tab of the package. 15, 16 OUT Output Protected high-side power output to the load. Output terminals must be connected in parallel for operation. Freescale Semiconductor, Inc... Terminal 33981 4 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. MAXIMUM RATINGS All voltages are with respect to ground unless otherwise noted. Rating Symbol Value Unit ELECTRICAL RATINGS Power Supply Voltage VPWR VIN -0.3 to 7.0 V Output Voltage VOUT -5.0 to 41 V Continuous Output Current (Note 2) IOUT 40 A CSNS Input Clamp Current ICSNS 10 mA VSR -0.3 to 54 V Temperature Feedback Voltage VTEMP -0.3 to 5.0 V CBOOT Voltage CBOOT -0.3 to 54 V OCLS Voltage VOCLS -0.3 to 7.0 V Low-Side Gate Voltage VGLS -0.3 to 15 V Low-Side Drain Voltage VDLS -5.0 to 41 V Human Body Model (Note 3) VESD1 ±2000 Machine Model (Note 4) VESD2 ±200 Output Clamp Energy (Note 5) ECL TBD Ambient TA -40 to 125 Junction TJ -40 to 150 TSTG -55 to 150 Junction to Power Die Case RθJC 1.0 Junction to Ambient RθJA 20 TSOLDER 240 °C PD TBD W Input/Output Terminals Voltage (Note 1) Freescale Semiconductor, Inc... V -16 to 41 Steady-State SR Voltage V ESD Voltage J THERMAL RATINGS °C Operating Temperature Storage Temperature °C °C/W Thermal Resistance (Note 6) Peak Terminal Reflow Temperature During Solder Mounting (Note 7) Power Dissipation (TA = 25°C) (Note 8) Notes 1. Exceeding voltage limits on INHS, INLS, CONF, CSNS, FS, TEMP, and EN terminals may cause a malfunction or permanent damage to the device. 2. Continuous high-side output rating as long as maximum junction temperature is not exceeded. Calculation of maximum output current using package thermal resistance is required. 3. ESD1 testing is performed in accordance with the Human Body Model (CZAP = 100 pF, RZAP = 1500 Ω). 4. 5. 6. 7. 8. ESD2 testing is performed in accordance with the Machine Model (CZAP = 200 pF, RZAP = 0 Ω) and in accordance with the system module specification with a capacitor > 0.01 µF connected from OUT to GND. Active clamp energy using single-pulse method (L = 16 mH, RL = 0, VPWR = 12 V, TJ = 150°C). Device mounted on a 2s2p test board per JEDEC JESD51-2. Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device. Maximum power dissipation at indicated ambient temperature in free air with no heatsink used. MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 5 Freescale Semiconductor, Inc. STATIC ELECTRICAL CHARACTERISTICS Characteristics noted under conditions 4.5 V ≤ VDD ≤ 5.5 V, 6.0 V ≤ VPWR ≤ 27 V, -40°C ≤ TJ ≤ 150°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted. Characteristic Symbol Min Typ Max Fully Operational 6.0 – 27 Extended 4.5 – 27 Unit POWER INPUT VPWR Battery Supply Voltage Range VPWR Supply Current IPWR(ON) Output ON, IOUT = 0 A VPWR Supply Current Freescale Semiconductor, Inc... V mA – – 10 – – 10 IPWR(SBY) Output OFF, EN = 5.0 V, OUT Connected to GND Sleep State Supply Current (VPWR < 14 V, EN = 0 V) mA µA IPWR(SLEEP) TJ = 25°C TJ = 125°C – – 5.0 – – 50 Undervoltage Shutdown VPWR(UV) 2.0 – 4.0 V Undervoltage Hysteresis VPWR(UVHYS) – 0.3 – V POWER OUTPUT Output Drain-to-Source ON Resistance (IOUT = 20 A, TJ = 25°C) mΩ RDS(ON) VPWR = 6.0 V – – 6.0 VPWR = 10.0 V – – 5.0 VPWR = 13 V – – 4.0 Output Drain-to-Source ON Resistance (IOUT = 20 A, TJ = 150°C) mΩ RDS(ON) VPWR = 6.0 V – – 10.2 VPWR = 9.0 V – – 8.5 VPWR = 13 V – – 6.8 – – 8.0 – – 100 – 1/20000 – Output Drain-to-Source ON Resistance (IOUT = 20 A, TJ = 25°C) VPWR = - 13 V Output Overcurrent Detection Level I OCH Current Sense Ratio CSR 9.0 V < VPWR < 16 V, CNS < 4.5V Current Sense Ratio (CSR) Accuracy % -20 – 20 10 A -14 – 14 30 A -12 – 12 4.5 6.0 7.0 5.0 A Current Sense Voltage Clamp I CCNS = 15 mA A – CSR_ACC Output Current 33981 6 mΩ RDS(ON) V VCL(CSNS) MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. STATIC ELECTRICAL CHARACTERISTICS (continued) Characteristics noted under conditions 4.5 V ≤ VDD ≤ 5.5 V, 6.0 V ≤ VPWR ≤ 27 V, -40°C ≤ TJ ≤ 150°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted. Characteristic Symbol Min Typ Max Unit TSD 160 175 190 °C TSD(HYS) 5.0 – 20 °C VPWR = 6.0 V – 6.0 – VPWR = 9.0 V – 9.0 – VPWR = 13 V – 12 – – 12 – – 100 – POWER OUTPUT (continued) Overtemperature Shutdown Overtemperature Shutdown Hysteresis (Note 9) Freescale Semiconductor, Inc... Low-Side Gate V VGSLS VPWR = 27 V Low-Side Gate Current I GSLS mA C = 4.7 nF Low-Side Overload Detection Level versus Low-Side Drain Voltage VDS_LS mV – VOCLS - VDLS – 50 V TFeed Temperature Feedback TBD 4.75 TBD DTFeed – -12 – mV/°C Input Logic High Voltage (Note 10) VIH 0.7 – – VDD Input Logic Low Voltage (Note 10) VIL – – 0.2 VDD VIN(HYS) 100 350 750 mV Input Logic Active Pulldown Current (INHS, INLS) IDWN 5.0 – 20 µA Input Logic Pulldown Resistor (EN) RDWN 100 200 400 kΩ Input Active Pullup Current (OCLS) IOCLS p – 100 – µA Input Active Pullup Current (CONF) I CONF – 10 – µA FS Tri-State Capacitance (Note 9) CSO – – 20 pF FS Low-State Output Voltage VSOL – 0.2 0.4 V TJ = 25°C Temperature Feedback Derating CONTROL INTERFACE Input Logic Voltage Hysteresis (Note 10) Notes 9. Parameter is guaranteed by process monitoring but is not production tested. 10. Upper and lower logic threshold voltage range applies to EN, CONF, INHS, and INLS input signals. MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 7 Freescale Semiconductor, Inc. DYNAMIC ELECTRICAL CHARACTERISTICS Characteristics noted under conditions 4.5 V ≤ VDD ≤ 5.5 V, 6.0 V ≤ VPWR ≤ 27 V, -40°C ≤ TJ ≤ 150°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted. Characteristic Symbol Min Typ Max Unit CBOOT Charge Blanking Time (Note 11) t ON – 20 – µs Output Rising Slew Rate (Note 12) SRR VPWR = 14 V – 25 – CGATE = 6.8 nF, from 10% to 90% of VOUT, SR Capacitor = 4.7 nF – – – CONTROL INTERFACE AND POWER OUTPUT TIMING Freescale Semiconductor, Inc... Output Falling Slew Rate (Note 12) V/µs SRF V/µs VPWR = 14 V – 25 – CGATE = 6.8 nF, from 90% to 10% of VOUT, SR Capacitor = 4.7 nF – – – Output Turn-ON Delay Time (Note 13) t DLY(ON) – 200 – ns Output Turn-OFF Delay Time t DLY(OFF) – 400 – ns f PWM – – 60 kHz Input Switching Frequency (Note 14) Notes 11. Refer to the paragraph entitled Sleep Mode on page 19. 12. Parameter is guaranteed by process monitoring but is not production tested. 13. Turn-ON delay time measured from rising edge of INHS that turns the output ON to VOUT = 0.5 V with RL= 5.0 Ω resistive load. 14. 33981 8 Turn-OFF delay time measured from falling edge of INHS that turns the output OFF to VOUT = VPWR -0.5 V with RL= 5.0 Ω resistive load. MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Table 1. Functional Truth Table in Normal Mode Freescale Semiconductor, Inc... Condition CONF INHS INLS OUT GLS FS EN Comments Sleep x x x x x H L Device is in Sleep mode. The OUT and low-side gate are OFF. Normal L H H H H H H Normal mode. High side and low side are controlled independently. The high side and the low side are both on. Normal L L L L L H H Normal mode. High side and low side are controlled independently. The high side and the low side are both off. Normal H L H L H H H Normal mode. No cross-conduction. Halfbridge configuration. The high side is off and the low side is on. Normal H H L H L H H Normal mode. No cross-conduction. Halfbridge configuration. The high side is on and the low side is off. Normal H PWM H PWM PWM OR H (Logical OR) H H Normal mode. Cross-conduction management is activated. Half-bridge configuration. H = High level L = Low level x = Don’t care PWM = Pulse-width modulation Table 2. Functional Truth Table in Fault Mode Conditions CONF INHS INLS OUT GLS FS EN TEMP CSNS OCLS Comments Overtemperature on OUT x x x L x L H L x x The 33981 is currently in fault mode. The OUT is OFF. TEMP at 0 V indicates this fault. Once the fault is removed 33981 recovers its normal mode. Overtemperature on CBOOT or GLS x x x L L L H L x x The 33981 is currently in fault mode. The OUT is OFF and GLS is at 0 V. TEMP at 0 V indicates this fault. Once the fault is removed 33981 recovers its normal mode. Overcurrent on OUT x H x L x L H x L x The 33981 is currently in fault mode. The OUT is OFF. It is reset by a logic [0] at INHS for at least 200 µs. When INHS goes to 0 V, CSNS goes to 5.0 V. Overload on External LowSide MOSFET L x H x L L H x x L The 33981 is currently in fault mode. GLS is at 0 V and OCLS internal current source is off. The external resistance connected between OCLS and GND terminal will pull OCLS terminal to 0 V. The fault is reset by a logic [0] at INLS for at least 200 µs. H = High level L = Low level x = Don’t care MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 9 Freescale Semiconductor, Inc. Timing Diagram INHS VPWR - 0.5 V Freescale Semiconductor, Inc... 0.5 V OUT t DLY(ON) t DLY(OFF) Figure 2. Time Delays 33981 10 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Functional Diagrams EN CONF INHS 0V High Side ON High Side OFF Low Side ON INLS Freescale Semiconductor, Inc... Thermal Shutdown on OUT OUT 0V GLS Thermal Shutdown on OUT Thermal Shutdown on OUT 5.0 V FS 5.0 V 0V 0V Thermal Shutdown on OUT TEMP 0V Thermal Shutdown on OUT High Side ON TSD Temperature Thermal Shutdown on OUT Hysteresis Thermal Shutdown on OUT High Side OFF TSD Hysteresis OUT Figure 3. Overtemperature on Output MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 11 Freescale Semiconductor, Inc. EN CONF INHS 0V High Side ON High Side OFF Low Side ON INLS Thermal Shutdown on Bootstrap Circuit or on Low-Side Gate Drive Freescale Semiconductor, Inc... OUT 0V Thermal Shutdown GLS 0V Thermal Shutdown Thermal Shutdown 5.0 V FS 0V Thermal Shutdown 15 µs After 0V 15 µs After Thermal Shutdown TEMP Thermal Shutdown Temperature Control TSD Hysteresis Thermal Shutdown TSD Hysteresis Figure 4. Overtemperature on Bootstrap Circuit or on Low-Side Gate Drive 33981 12 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. EN INLS 0V 200 µs Min Overload on Low Side GLS 0 V Low Side OFF Freescale Semiconductor, Inc... Overload on Low Side 5.0 V FS 0V Overload on Low Side OCLS 0V Overload on Low Side VDS_LS = VOCLS VDS_LS Case 1: Overload Removed Figure 5. Overload on Low-Side Gate Drive, Case 1 EN INLS 0V 200 µs Min Overload on Low Side GLS 0 V Low Side OFF Overload on Low Side FS 0V Overload on Low Side OCLS Overload on Low Side 0V VDS_LS = VOCLS Case 2: Low Side Still Overloaded VDS_LS Figure 6. Overload on Low-Side Gate Drive, Case 2 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 13 Freescale Semiconductor, Inc. EN INHS 0V 200 µs Min Overcurrent on High Side OUT 0V 5.0 V Freescale Semiconductor, Inc... Overcurrent on High Side FS 0V Overcurrent on High Side 5.0 V CSNS 0V Overcurrent on High Side IOCH Fault Removed IOUT Figure 7. Overcurrent on Output EN FS 15 µs After 5.0 V CONF INHS INLS OUT GLS Figure 8. Normal Mode. Cross-Conduction Management 33981 14 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. EN FS 15 µs After CONF Freescale Semiconductor, Inc... INHS 0V High Side ON High Side OFF INLS OUT GLS Figure 9. Normal Mode. Independent High Side and Low Side INHS IIo OUT ut CSNS CSNS FS FS Figure 10. High-Side Overcurrent MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 15 Freescale Semiconductor, Inc. INHS GLS Iout Freescale Semiconductor, Inc... Current in Motor Recirculation in Low Side OUT Figure 11. Cross-Conduction with Low Side Overtemperature INHS TEMP OUT IOUT Figure 12. Overtemperature on OUT 33981 16 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. EN TEMP Overtemperature Freescale Semiconductor, Inc... OUT IOUT Figure 13. Overtemperature on Bootstrap Circuit or on Low-Side Gate Drive Figure 14. Maximum Operating Frequency for SR Capacitor of 4.7 nF MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 17 Freescale Semiconductor, Inc. Electrical Performance Curves 7.0 RDS(ON) (mΩ) RdsON (mOhm) 6.0 5.0 4.0 3.0 2.0 1.0 0.0 Freescale Semiconductor, Inc... -50 0 50 100 150 200 Temperature (°C) Temperature (°C) IIpwr(sleep)(µA) PWR(SLEEP) (µA) Figure 15. RDS(ON) versus Temperature 10.0 9.0 8.0 7.0 6.0 5.0 4.0 3.0 2.0 1.0 0.0 4.5 6.0 9.0 12.0 12.5 13.0 14.0 17.0 21.0 V Vpwr(V) PWR (V) Figure 16. Sleep State Supply Current versus VPWR at 150°C 33981 18 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. SYSTEM/APPLICATION INFORMATION INTRODUCTION The 33981 is a high-frequency self-protected silicon 4.0 mΩ RDS(ON) high-side switch used to replace electromechanical relays, fuses, and discrete devices in power management applications. The 33981 can be controlled by pulse-width modulation (PWM) with a frequency up to 60 kHz. It is designed for harsh environments, and it includes self-recovery features. The 33981 is suitable for loads with high inrush current, as well as motors and all types of resistive and inductive loads. A dedicated parallel input is available for an external low-side control with protection features and cross-conduction management. FUNCTIONAL DESCRIPTION Freescale Semiconductor, Inc... Sleep Mode Sleep mode is the state of the 33981 when the EN is logic [0]. In this mode, OUT, the gate driver for the external MOSFET, and all unused internal circuitry are off to minimize current draw. The 33981 will go to the normal operating mode when the EN terminal is logic [1]. The INHS and INLS commands will be disabled typically 20 µs after the EN transitions to logic [1] to enable the charge of the bootstrap capacitor. terminal transition to logic [1] will be disabled typically 15 µs after to enable the charge of the bootstrap capacitor. Figure 13, page 17, shows an overtemperature on the bootstrap circuit or on the low-side gate drive. As the temperature increases, TEMP voltage decreases until thermal shutdown. Overtemperature faults force the TEMP terminal to 0 V. Overcurrent Fault on High Side Fault Logic This 33981 indicates the faults below as they occur by driving the FS terminal to logic [0]: • Overtemperature • Overcurrent fault on OUT • Overload fault on the external low-side MOSFET The FS terminal will return to logic [1] when the overtemperature fault condition is removed. The two other faults are latched. The OUT terminal has a 100 A overcurrent high-detection level for maximum device protection. If at any time the current reaches this level, OUT will stay OFF and the CSNS terminal will go to 0 V. The OUT terminal is reset by a logic [0] at the INHS terminal for at least 200 µs. When INHS goes to 0 V, CSNS goes to 5.0 V. In Figure 11, page 16, the OUT terminal is short-circuited to 0 V. When the current reaches I OCH , OUT is turned OFF within 10 µs owing to internal logic circuit. Overload Fault on Low Side Undervoltage The latched faults are reset when the VPWR voltage is below VPWR(UV). Overtemperature Fault The 33981 incorporates overtemperature detection and shutdown circuitry on OUT. Overtemperature detection also protects the bootstrap circuit (CBOOT terminal) and the low-side gate driver (GLS terminal). Overtemperature detection occurs when OUT is in the ON or OFF state and GLS is at high or low level. For OUT, an overtemperature fault condition results in OUT turning OFF until the temperature falls below TSD. This cycle will continue indefinitely until the offending load is removed. Figure 12, page 16, shows an overtemperature on OUT. An overtemperature fault on the bootstrap circuit or on the low-side gate drive results in OUT turning OFF and the GLS going to 0 V until the temperature falls below TSD. This cycle will continue indefinitely until the offending load is removed. FS MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA This fault detection is active when INLS is logic [1]. Low-side overload protection does not measure the current directly but rather its effects on the low-side MOSFET. When VGLS > VGSH and VDLS > VDSH for at least 2.5 µs, the GLS terminal goes to 0 V and the OCLS internal current source is disconnected and OCLS goes to 0 V. The GLS terminal and the OCLS terminal are reset by a logic [0] at the INLS terminal for at least 200 µs. When connected to an external resistor, the OCLS terminal with its internal current source sets the VDSH level. By changing the external resistance, the protection level can be adjusted depending on low-side characteristics. A 3.3 kΩ resistor gives a VDSH level of 3.3 V typical. This protection circuitry measures the voltage between the drain of the low side (DLS terminal) and the 33981 ground (GND terminal). It also uses the voltage across the external resistance connected to the OCLS terminal and the GND terminal. For this reason it is key that the low-side source, the 33981 ground, and the external resistance ground connection are connected together in order to prevent false error detection due to ground shifts. For More Information On This Product, Go to: www.freescale.com 33981 19 Freescale Semiconductor, Inc... Freescale Semiconductor, Inc. Configuration Thermal Feedback The CONF terminal manages the cross-conduction between the internal MOSFET and the external low-side MOSFET. With the CONF terminal at 0 V, the two MOSFETs can be independently controlled. A load can be placed between the high side and the low side. The 33981 has an analog feedback output (TEMP terminal) that provides a value proportional to the temperature of the GND flag (terminal 13). The controlling microcontroller can “read” the temperature proportional voltage with its analog-todigital converter (ADC). This can be used to provide real-time monitoring of the PC board temperature to optimize the motor speed and to protect the whole electronic system. TEMP terminal value is typically 4.2 V at 25°C with a negative temperature coefficient of 10 mV/K. With the CONF terminal at 5.0 V, the two MOSFETs cannot be on at the same time. They are in half-bridge configuration as shown in the simplified application diagram on page 1. If INHS and INLS are at 5.0 V at the same time, INHS has priority and OUT will be at VPWR. If INHS changes from 5.0 V to 0 V with INLS at 5.0 V, GLS will go to high state as soon as the VGS of the internal MOSFET is lower than TBD typically. A half-bridge application could consist in sending PWM signal to the INHS terminal and 5.0 V to the INLS terminal with the CONF terminal at 5.0 V. Figure 11, page 16, illustrates the simplified application diagram on page 1 with a DC motor and external low side. The CONF and INLS terminals are at 5.0 V. When INHS is at 5.0 V, current is flowing in the motor. When INHS goes to 0 V, the load current recirculates in the external low side. Bootstrap Supply Bootstrap supply provides current to recharge the bootstrap capacitor through the VPWR terminal. A short time is required after the application of power to the device to charge the bootstrap capacitor. A typical value for this capacitor is 100 nF. An internal charge pump allows continuous MOSFET drive. When the device is in the sleep mode, this bootstrap supply is off to minimize current consumption. Reverse Battery The 33981 survives the application of reverse battery voltage as low as -16 V. Under these conditions, the output’s gate is enhanced to decrease device power dissipation. No additional passive components are required. The 33981 survives these conditions until the maximum junction rating is reached. In the case of reverse battery in a half-bridge application, a direct current passes through the external freewheeling diode and the internal high-side. As Figure 17 shows, it is essential to protect this power line. The proposed solution is an external low-side with its gate tied to battery voltage through a resistor. A high-side in the VPWR line could be another solution but with a more complex drive. VPWR VDD 33981 MCU No current GND OUT High-Side Gate Driver The high-side gate driver switches the bootstrap capacitor voltage to the gate of the MOSFET. The driver circuit has a lowimpedance drive to ensure that the MOSFET remains OFF in the presence of fast falling dV/dt transients on the OUT terminal. VPWR Diode M This bootstrap capacitor connected between the power supply and the CBOOT terminal provides the high pulse current to drive the device. The voltage across this capacitor is limited to about 13 V. CBOOT is protected against short by a local overtemperature sensor. An external capacitor connected between terminals SR and GND is used to control the slew rate at the OUT terminal. Figure 17. Reverse Battery Protection Low-Side Gate Driver The low-side control circuitry is PWM capable. It can drive a standard MOSFET with an RDS(ON) as low as 4.0 mΩ at a frequency up to 60 kHz. The VGS is internally clamped at 14 V typically to protect the gate of the MOSFET. The GLS terminal is protected against short by a local overtemperature sensor. 33981 20 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. APPLICATIONS Figure 18 shows a typical application for the 33981. A brush DC motor is connected to the output. A low-side gate driver is used for the freewheeling phase. Typical values for the external capacitors and resistances are given. VPWR VDD VDD 33981 SR 2.2 nF 1.0 kΩ VPWR CBOOT 100 nF Freescale Semiconductor, Inc... CONF MCU OUT I/O FS I/O INLS I/O EN I/O INHS A/D TEMP A/D CSNS GLS OCLS GND 1.0 kΩ 330 µF DLS M 33 kΩ Figure 18. 33981 Typical Application Diagram MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 21 Freescale Semiconductor, Inc. PACKAGE DIMENSIONS PNA SUFFIX 16-TERMINAL PQFN NONLEADED PACKAGE CASE 1402-02 ISSUE B 12 A 12 1 M 2X 0.1 C PIN 1 INDEX AREA Freescale Semiconductor, Inc... 12 15 B 16 M 0.1 C 2X PIN NUMBER REF. ONLY 0.1 C 2.2 2.20 2.0 1.95 DETAIL G 0.6 0.2 0.1 M 0.05 M 10X 2X 0.95 0.55 0.1 0.05 6X M C A B M C 0.05 0.00 C A B C 0.1 C A B 5.0 4.6 0.9 2X 1.075 12 2.5 2.1 2.05 1.55 13 3.55 1.85 1.45 5.5 4X 1.05 5.1 0.1 C A B 14 (2) 6X 16 (2X 0.75) (10X 0.4) 0.1 C A B NOTES: 1. ALL DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFP-N. 4. COPLANARITY APPLIES TO LEADS AND CORNER LEADS. 5. MINIMUM METAL GAP SHOULD BE 0.25MM. 0.8 0.4 15 2X 2.25 1.75 SEATING PLANE VIEW ROTATED 90˚ CLOCKWISE 9X 6X (10X 0.25) C 4 DETAIL G 1 1.1 0.6 0.05 C (0.5) (10X 0.5) 10.7 10.3 0.1 C A B 1.28 0.88 0.15 0.05 6 PLACES 11.2 10.8 0.1 C A B VIEW M-M CASE 1402-02 33981 22 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... NOTES MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA For More Information On This Product, Go to: www.freescale.com 33981 23 Freescale Semiconductor, Inc... Freescale Semiconductor, Inc. Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc. 2004 HOW TO REACH US: USA/EUROPE/LOCATIONS NOT LISTED: Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-800-521-6274 or 480-768-2130 JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center 3-20-1 Minami-Azabu. Minato-ku, Tokyo 106-8573, Japan 81-3-3440-3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334 HOME PAGE: http://motorola.com/semiconductors For More Information On This Product, Go to: www.freescale.com MC33981