STV7710/WAF ® Vacuum Fluorescent Display (VFD) Driver FEATURES ■ 96 Outputs VFD Driver ■ 90V Absolute Maximum Supply ■ 3.3V/5V compatible logic ■ -40/30mA source/sink output MOS ■ -50/50mA source/sink output diode ■ 1 bit data bus (40MHz) ■ BCD process ■ Packaging: Die Form DESCRIPTION STV7710/WAF is a driver for vacuum fluorescent display (VFD) designed in the ST proprietary BCD high voltage technology. Using a 1 bit wide data bus, it can control 96 high current & high voltage outputs. The STV7710/WAF is supplied with a separated 70V power output supply. All command inputs are CMOS and 3.3V logic levels compatible. ORDERING INFORMATION Ordering code STV7710/WAF April 2004 Package Bare die 1/19 STV7710/WAF Table of content Chapter 1 BLOCK DIAGRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 Chapter 2 DIE PIN OUT / DIE DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 Chapter 3 MECHANICAL SPECIFICATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 3.1 Alignment marks specification .............................................................................................. 5 3.2 Pads specification ................................................................................................................ 5 Chapter 4 CIRCUIT DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 4.1 Pin description ...................................................................................................................... 9 4.2 Data bus configuration ......................................................................................................... 9 4.3 Description ......................................................................................................................... 10 Chapter 5 ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 Chapter 6 ELECTRICAL CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 Chapter 7 AC TIMING REQUIREMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13 Chapter 8 AC TIMING CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14 Chapter 9 INPUT/OUPUT SCHEMATICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 Chapter 10 THERMAL CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 2/19 STV7710/WAF 1 BLOCK DIAGRAM BLOCK DIAGRAM Figure 1: STV7710/WAF block diagram F/R CLK TEST DATA_A DATA_B 96bit Shift register P1 P96 Latch VSSLOG STB Q1 Q2 Q95 Q96 VSSSUB POC & & & & & & & & VCC BLK STV7710/WAF VSSP OUT1 OUT96 VPP 3/19 DIE PIN OUT / DIE DESCRIPTION 2 STV7710/WAF DIE PIN OUT / DIE DESCRIPTION Figure 2: STV7710/WAF die pinout OUT43 OUT54 2.07 OUT42 OUT41 OUT40 OUT55 OUT56 OUT57 5.89 y 0/0 x OUT95 OUT96 VPP VPP VSSP VSSP 4/19 VSSLOG F/R CLK VCC POC BLK STB DATA_B DATA_A VSSSUB TEST VSSLOG OUT2 OUT1 VPP VPP VSSP VSSP STV7710/WAF MECHANICAL SPECIFICATION 3 MECHANICAL SPECIFICATION 3.1 Alignment marks specification Figure 3: Alignment marks min. 0.35 Patterning restricted area 0.25 0.15 min 0.1 min. 0.35 min 0.1 0.25 0.15 3.2 Pads specification The reference is the centre of the die (x=0, y=0) Table 1: Top side from left to right Name Centre: X Centre: Y Size: x SIze: y OUT54 -773.67 2796.11 76.00 92.00 OUT53 -670.48 2796.11 76.00 92.00 OUT52 -567.29 2796.11 76.00 92.00 OUT51 -464.1 2796.11 76.00 92.00 OUT50 -360.91 2796.11 76.00 92.00 OUT49 -257.72 2796.11 76.00 92.00 OUT48 -154.53 2796.11 76.00 92.00 OUT47 -51.34 2796.11 76.00 92.00 OUT46 51.85 2796.11 76.00 92.00 OUT45 155.04 2796.11 76.00 92.00 OUT44 258.23 2796.11 76.00 92.00 OUT43 361.42 2796.11 76.00 92.00 5/19 MECHANICAL SPECIFICATION STV7710/WAF Table 2: Bottom side from right to left Name Centre: X Centre: Y Size: x SIze: y VSSLOG 771.63 -2802.23 76.00 92.00 CLK 669.54 -2802.23 76.00 92.00 F/R 566.35 -2802.23 76.00 92.00 POC 463.16 -2802.23 76.00 92.00 VCC 359.97 -2802.23 76.00 92.00 STB 257.63 -2802.23 76.00 92.00 BLK 154.44 -2802.23 76.00 92.00 DATA_A 51.25 -2802.23 76.00 92.00 DATA_B -119.85 -2802.23 76.00 92.00 VSSSUB -567.88 -2802.23 76.00 92.00 TEST -669.54 -2802.23 76.00 92.00 VSSLOG -771.63 -2802.23 76.00 92.00 Table 3: RIGHT SIDE from top to bottom Name 6/19 Centre: X Centre: Y Size: x SIze: y OUT42 887.61 2050.11 92.00 76.00 OUT41 887.61 1946.92 92.00 76.00 OUT40 887.61 1843.73 92.00 76.00 OUT39 887.61 1740.54 92.00 76.00 OUT38 887.61 1638.88 92.00 76.00 OUT37 887.61 1535.69 92.00 76.00 OUT36 887.61 1432.50 92.00 76.00 OUT35 887.61 1329.31 92.00 76.00 OUT34 887.61 1226.12 92.00 76.00 OUT33 887.61 1122.93 92.00 76.00 OUT32 887.61 1019.74 92.00 76.00 OUT31 887.61 916.55 92.00 76.00 OUT30 887.61 813.36 92.00 76.00 OUT29 887.61 710.17 92.00 76.00 OUT28 887.61 606.98 92.00 76.00 OUT27 887.61 503.79 92.00 76.00 OUT26 887.61 400.60 92.00 76.00 OUT25 887.61 297.41 92.00 76.00 OUT24 887.61 194.22 92.00 76.00 OUT23 887.61 91.03 92.00 76.00 OUT22 887.61 -12.15 92.00 76.00 OUT21 887.61 -115.34 92.00 76.00 STV7710/WAF MECHANICAL SPECIFICATION Table 3: RIGHT SIDE from top to bottom Name Centre: X Centre: Y Size: x SIze: y OUT20 887.61 -218.53 92.00 76.00 OUT19 887.61 -321.72 92.00 76.00 OUT18 887.61 -424.91 92.00 76.00 OUT17 887.61 -528.10 92.00 76.00 OUT16 887.61 -631.29 92.00 76.00 OUT15 887.61 -734.48 92.00 76.00 OUT14 887.61 -837.67 92.00 76.00 OUT13 887.61 -940.86 92.00 76.00 OUT12 887.61 -1044.05 92.00 76.00 OUT11 887.61 -1147.24 92.00 76.00 OUT10 887.61 -1250.43 92.00 76.00 OUT9 887.61 -1353.62 92.00 76.00 OUT8 887.61 -1456.81 92.00 76.00 OUT7 887.61 -1560.00 92.00 76.00 OUT6 887.61 -1663.19 92.00 76.00 OUT5 887.61 -1766.38 92.00 76.00 OUT4 887.61 -1869.57 92.00 76.00 OUT3 887.61 -1972.76 92.00 76.00 OUT2 887.61 -2075.95 92.00 76.00 OUT1 887.61 -2179.14 92.00 76.00 VPP 887.61 -2282.16 92.00 76.00 VPP 887.61 -2385.35 92.00 76.00 VSSP 887.61 -2488.46 92.00 76.00 VSSP 887.61 -2591.65 92.00 76.00 Table 4: LEFT SIDE from bottom to top Name Centre: X Centre: Y Size: x SIze: y VSSP -887.61 -2591.65 92.00 76.00 VSSP -887.61 -2488.46 92.00 76.00 VPP -887.61 -2385.35 92.00 76.00 VPP -887.61 -2282.16 92.00 76.00 OUT96 -887.61 -2179.14 92.00 76.00 OUT95 -887.61 -2075.95 92.00 76.00 OUT94 -887.61 -1972.76 92.00 76.00 OUT93 -887.61 -1869.57 92.00 76.00 OUT92 -887.61 -1766.38 92.00 76.00 OUT91 -887.61 -1663.19 92.00 76.00 OUT90 -887.61 -1560.00 92.00 76.00 OUT89 -887.61 -1456.81 92.00 76.00 7/19 MECHANICAL SPECIFICATION STV7710/WAF Table 4: LEFT SIDE from bottom to top Name 8/19 Centre: X Centre: Y Size: x SIze: y OUT88 -887.61 -1353.62 92.00 76.00 OUT87 -887.61 -1250.43 92.00 76.00 OUT86 -887.61 -1147.24 92.00 76.00 OUT85 -887.61 -1044.05 92.00 76.00 OUT84 -887.61 -940.86 92.00 76.00 OUT83 -887.61 -837.67 92.00 76.00 OUT82 -887.61 -734.48 92.00 76.00 OUT81 -887.61 -631.29 92.00 76.00 OUT80 -887.61 -528.10 92.00 76.00 OUT79 -887.61 -424.91 92.00 76.00 OUT78 -887.61 -321.72 92.00 76.00 OUT77 -887.61 -218.53 92.00 76.00 OUT76 -887.61 -115.34 92.00 76.00 OUT75 -887.61 -12.15 92.00 76.00 OUT74 -887.61 91.03 92.00 76.00 OUT73 -887.61 194.22 92.00 76.00 OUT72 -887.61 297.41 92.00 76.00 OUT71 -887.61 400.60 92.00 76.00 OUT70 -887.61 503.79 92.00 76.00 OUT69 -887.61 606.98 92.00 76.00 OUT68 -887.61 710.17 92.00 76.00 OUT67 -887.61 813.36 92.00 76.00 OUT66 -887.61 916.55 92.00 76.00 OUT65 -887.61 1019.74 92.00 76.00 OUT64 -887.61 1122.93 92.00 76.00 OUT63 -887.61 1226.12 92.00 76.00 OUT62 -887.61 1329.31 92.00 76.00 OUT61 -887.61 1432.50 92.00 76.00 OUT60 -887.61 1535.69 92.00 76.00 OUT59 -887.61 1638.88 92.00 76.00 OUT58 -887.61 1740.54 92.00 76.00 OUT57 -887.61 1843.73 92.00 76.00 OUT56 -887.61 1946.92 92.00 76.00 OUT55 -887.61 2050.11 92.00 76.00 STV7710/WAF CIRCUIT DESCRIPTION 4 CIRCUIT DESCRIPTION 4.1 Pin description Table 5: STV7710/WAF pin description Symbol 4.2 Function Description OUT(01-96) Output Power output VSSP Ground Ground of power outputs VPP Supply High voltage supply of power outputs BLK Input Blanking input POC Input Power output control input F/R Input Selection of shift direction VCC Supply 5V logic supply VSSLOG Ground Logic ground VSSSUB Ground Substrate ground CLK Input Clock of data shift register STB Input Latch of data to outputs DATA_A Input/output Shift register input DATA_B Input/output Shift register output TEST Input Test input pin Data bus configuration Table 6: STV7710/WAF data bus configuration F/R Input Data shift CLK 01 02 03 04 05 06 H DATA_A Output 01 02 03 04 05 L 96 95 94 93 92 DATA_B Output ... Output 91 92 93 94 95 96 06 91 92 93 94 95 96 DATA_B Forward shift 91 06 05 04 03 02 01 DATA_A Reverse shift This table describes the position of the first data sampled by the first rising edge of the CLK signal. 9/19 CIRCUIT DESCRIPTION 4.3 STV7710/WAF Description STV7710/WAF includes all the logic and power circuits necessary to drive electrodes of a vacuum fluorescent display (VFD). Binary values of each pixel of the displayed line are loaded into the shift register DATA_A/B data bus. Data is shifted at each low to high transition of the CLK clock. After 96 shifts, the data is available at the output of the shift register. This output can be used to cascade several Ics to drive higher resolution displays. The forward /reverse (F/R) input is used to select the direction of the shift register. Data input/output status is set according to the selected direction (refer to Table 6). The maximum frequency of the shift clock is 40MHz. When the STB signal is high, data are transferred from the shift register to the latch and power output stages. All the output data are kept memorized and held in the latch stage when the latch input STB is set at low level. Vsssub and Vsslog must be connected as close as possible to the logical reference ground of the application. Also, make sure that TEST input pin is connected to ground (Figure 8). STV7710/WAF is supplied with a 5 volt power supply. All the logic inputs can be driven either by 5V CMOS logic, or by 3.3V CMOS logic. Table 7: Shift register truth table Input Data-in / Data-out Shift register function F/R CLK DATA_A DATA_B H ↑ Data-in Data-out H H or L - - L ↑ Data-out Data-in L H or L - - Forward shift Steady Reverse shift Steady Table 8: Power output truth table 10/19 TEST Qn STB BLK POC Driver Output Comments L X X H X all “Low” Output at low level L X X L L all “High” Output at high level L X L L H Qn L L H L H L Data transfered L H H L H H Data transfered Data latched STV7710/WAF 5 ABSOLUTE MAXIMUM RATINGS ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value Unit Vcc Logic supply range -0.3, +7 V Vpp Driver supply range -0.3, +90 V Vin Logic input voltage range -0.3, Vcc+0.3 V -40 / +30 mA 125 °C Ipout Driver output current (Note 1)(Note 2) Tjmax Maximum junction temperature Tstg Storage temperature range -30, +150 °C Vout Output power voltage range -0.3, +90 V Note: 1 Through one power output. 2 Through one power output for all power outputs (see Figure 5:Test configuration page16) with Junction temperature lower than or equal to Tjmax ESD Susceptibility Human Body Model: 100pF; 1.5KΩ All pins withstand ±2Kv except Data_A and Data_B: 1.2Kv 11/19 ELECTRICAL CHARACTERISTICS 6 STV7710/WAF ELECTRICAL CHARACTERISTICS (Vcc = 5V, Vpp = 70V, Vssp = 0V, Vss = 0V, Tamb = 25°C, FCLK = 40 MHz, unless otherwise specified) Symbol Parameter Min Typ Max Unit 4.50 5 5.5 V SUPPLY Vcc Logic supply voltage Icc Logic supply current (Note 1) - 45 100 µA Iccl Logic Dynamic Supply Current (FCLK=20Mhz) (Note 2) - 20 - mA Icc Logic Supply Current (Vih=2.0V) - 750 µA Vpp Power output supply voltage 15 70 V Ipph Power output supply current (steady outputs) - - 10 µA @Ipouth = - 20mA and Vpp = 70V - 7.5 14 V Vpoutl Power output low level @ Ipoutl = + 20mA - 5 11 V Vdouth Output diode voltage drop @ Idouth = + 30mA (Note 3) - 1 2 V Vdoutl Output diode voltage drop @ Idoutl = - 30mA (Note 3) -2 -1 - V OUTPUT OUT1-OUT96 (Figure 10) Vpouth Power output high level (voltage drop versus Vpp) DATA A, DATA B (Figure 9) Voh Logic output high level @Ioh=-1mA 4 4.8 - V Vol Logic output low level @Iol = 1 mA - 0.1 0.4 V INPUT CLK, F/R, STB, POC, BLK, DATA_A, DATA B (Figure 7) Vih Input high level 2.0 - - V Vil Input low level - - 0.9 V Iih High level input current (Vih >=2.0V) - - 5 µA Iil Low level input current (Vil = 0v) - - 5 µA Cin Input capacitance (Note 4) 15 pF Note: 1 Logic input levels compatible with 5V CMOS logic 2 All data inputs are commuted at 10MHz 3 see Figure 5:Test configuration page16 4 This parameter is measured during ST’s internal qualification which includes temperature characterization on standard and corner batches of the process. This parameter is not tested on the part. 12/19 STV7710/WAF 7 AC TIMING REQUIREMENTS AC TIMING REQUIREMENTS (Vcc = 4.5v to 5.5v, Tamb = -20 to +85°C, input signals max leading edge & trailing edge (tr, tf) = 5ns) Symbol Parameter Min Typ Max Unit tCLK Data clock period 25 - - ns tWHCLK Duration of CLK pulse at high level 10 - - ns tWLCLK Duration of CLK pulse at low level 10 - - ns tSDAT Set-up time of data input before low to high clock transition 5 - - ns tHDAT Hold-time of data input after low to high clock transition 5 - - ns tHSTB Hold-time of STB after low to high clock transition 5 - - ns tSTB STB low level pulse duration 10 - - ns tSSTB STB set-up time before CLK rise 5 - - ns 13/19 AC TIMING CHARACTERISTICS 8 STV7710/WAF AC TIMING CHARACTERISTICS (Vcc = 5V, Vpp = 70V, Vssp = 0V, Vsssub = 0V, Vsslog = 0V, Tamb = 25°C, FCLK = 40MHz) (Vilmax = 0.2Vcc, Vihmin = 0.8Vcc) Symbol Parameter Min Typ Max Unit tPHL1 Delay of power output change after CLK transition tPLH1 - high to low - 35 100 ns - low to high - 30 100 ns - 95 ns - 95 ns tPHL2 Delay of power output change after STB transition tPLH2 - high to low - low to high tPHL3 tPLH3 - Delay of power output change after BLK, POC transition - high to low 25 90 ns - 20 90 ns - low to high tR OUT Power output rise time (Note 1) 50 - 200 ns tF OUT Power output fall time (Note 1) 50 - 200 ns tS Width of the Falling Edge Smooth Shape (not tested) (Note 2) - 30 - ns tR DAT Logic data output rise time (CL = 10pF) - 9 20 ns tF DAT Logic data output fall time (CL = 10pF) - 5 12 ns tPHL4 Delay of logic data output change after CLK transition - high to low - 12 25 ns - low to high - 13 25 ns tPLH4 Note: 1 One output among 96, loading capacitor CL = 50pF, other outputs at low level 2 See Figure 6 14/19 STV7710/WAF AC TIMING CHARACTERISTICS Figure 4: AC characteristics waveform tCLK tWHCLK tWLCLK “1” CLK 50% 50% 50% “0” tHDAT tSDAT “1” DATA_A 50% 50% “0” tPHL4 tF DAT DATA_B tSTB tPLH4 tHSTB tR DAT “1” STB 50% 50% “0” tSSTB tPHL2 tPHL1 “1” OUTn 90% 90% 10% 10% tPLH1 tPLH2 “0” “1” BLK (POC=”L”) 50% 50% “0” tPHL3 tPLH3 OUTn 90% “1” 90% 10% 10% tF OUT “0” tR OUT 15/19 AC TIMING CHARACTERISTICS STV7710/WAF Figure 5: Test configuration VPP=VSSP VPP=VSSP VDOUTH IDOUTH VDOUTL VSSP VSSP Output sinking current as positive value, sourcing current as negative value Figure 6: Zoom for OUTn showing tS and tF OUT tF OUT OUTn 90% 10% tS 16/19 IDOUTL STV7710/WAF 9 INPUT/OUPUT SCHEMATICS INPUT/OUPUT SCHEMATICS Figure 7: CLK, STB, F/R, POC, BLK inputs Figure 8: Test pin VCC VCC VCC VCC CLK, STB F/R, POC, BLK, TEST GNDSUB GNDLOG GNDSUB Figure 9: DATA_A, DATA_B ! GNDLOG must be grounded in the application Figure 10: Power output VCC VCC DATA_A DATA_B VPP VCC OUT1 to OUT 96 GNDLOG GNDSUB V SSP 17/19 THERMAL CHARACTERISTICS 10 STV7710/WAF THERMAL CHARACTERISTICS STV7710/WAF can be exposed to high temperatures during the manufacturing of the VFD module (display sealing). STV7710/WAF is qualified for a maximum storage temperature of 475°C during 30 minutes following the thermal profile described in Figure 11. Temperature (in Celsius) Figure 11: Thermal profile applied for internal qualification 500 400 300 200 100 0 0 5 10 15 20 Time (in min.) Thermal profile 18/19 25 30 35 STV7710/WAF Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners © 2004 STMicroelectronics - All rights reserved STMicroelectronics GROUP OF COMPANIES Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com 19/19