NLU1G07 Single Non-Inverting Buffer with Open Drain Output The NLU1G07 MiniGatet is an advanced high-speed CMOS non-inverting buffer with open drain output in ultra-small footprint. The NLU1G07 input and output structures provide protection when voltages up to 7.0 V are applied, regardless of the supply voltage. http://onsemi.com MARKING DIAGRAMS Features •High Speed: tPD = 3.8 ns (Typ) @ VCC = 5.0 V •Low Power Dissipation: ICC = 1 mA (Max) at TA = 25°C •Power Down Protection Provided on inputs •Balanced Propagation Delays •Overvoltage Tolerant (OVT) Input and Output Pins •Ultra-Small Packages •These are Pb-Free Devices 1 6 VCC OVT IN A GND 1 5 2 3 4 1 ULLGA6 1.0 x 1.0 CASE 613AD JM ULLGA6 1.2 x 1.0 CASE 613AE JM ULLGA6 1.45 x 1.0 CASE 613AF JM NC 1 OUT Y J M Figure 1. Pinout (Top View) IN A JM 1 1 NC UDFN6 MU SUFFIX CASE 517AA = Device Marking = Date Code PIN ASSIGNMENT OUT Y 1 Figure 2. Logic Symbol NC 2 IN A 3 GND 4 OUT Y 5 NC 6 VCC FUNCTION TABLE A Y L H L Z ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet. © Semiconductor Components Industries, LLC, 2008 March, 2008 - Rev. 2 1 Publication Order Number: NLU1G07/D NLU1G07 MAXIMUM RATINGS Symbol Value Unit VCC DC Supply Voltage -0.5 to +7.0 V VIN DC Input Voltage -0.5 to +7.0 V DC Output Voltage -0.5 to +7.0 V VIN < GND -20 mA VOUT < GND ±20 mA VOUT Parameter IIK DC Input Diode Current IOK DC Output Diode Current IO DC Output Source/Sink Current ±12.5 mA ICC DC Supply Current Per Supply Pin ±25 mA IGND DC Ground Current per Ground Pin ±25 mA TSTG Storage Temperature Range -65 to +150 °C TL Lead Temperature, 1 mm from Case for 10 Seconds 260 °C TJ Junction Temperature Under Bias 150 °C MSL Moisture Sensitivity FR Flammability Rating VESD ILATCHUP Level 1 Oxygen Index: 28 to 34 ESD Withstand Voltage UL 94 V-0 @ 0.125 in Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) Latchup Performance Above VCC and Below GND at 125°C (Note 5) > 2000 > 200 N/A V ±500 mA Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow. 2. Tested to EIA / JESD22-A114-A. 3. Tested to EIA / JESD22-A115-A. 4. Tested to JESD22-C101-A. 5. Tested to EIA / JESD78. RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max Unit 1.65 5.5 V VCC Positive DC Supply Voltage VIN Digital Input Voltage 0 5.5 V Output Voltage 0 5.5 V -55 +125 °C 0 0 100 20 ns/V VOUT TA Operating Free-Air Temperature Dt/DV Input Transition Rise or Fall Rate VCC = 3.3 V ± 0.3 V VCC = 5.0 V ± 0.5 V http://onsemi.com 2 NLU1G07 DC ELECTRICAL CHARACTERISTICS Symbol VIH VIL VOL Parameter Conditions Low-Level Input Voltage Low-Level Input Voltage Low-Level Output Voltage VCC (V) TA = 25 5C Min Typ TA = +855C Max Min 1.65 0.75 x VCC 0.75 x VCC 2.3 to 5.5 0.70 x VCC 0.70 x VCC Max TA = -555C to +1255C Min Max V 1.65 0.25 x VCC 0.25 x VCC 0.25 x VCC 2.3 to 5.5 0.30 x VCC 0.30 x VCC 0.30 x VCC 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0 0 0 Unit VIN = VIH or VIL IOL = 50 mA 2.0 3.0 4.5 VIN = VIH or VIL IOL = 4 mA IOL = 8 mA 3.0 4.5 0.36 0.36 0.44 0.44 0.52 0.52 V V Z-State Output Leakage Current VIN = VIH, VOUT = VCC or GND 5.5 ±0.25 ±2.5 ±5.0 mA Input Leakage Current 0 = VIN = 5.5 V 0 to 5.5 ±0.1 ±1.0 ±1.0 mA IOFF Power off Input Leakage Current 0 VIN, VOUT = 5.5 V 0.0 0.25 2.5 5 mA ICC Quiescent Supply Current 0 VIN VCC 5.5 1.0 20 40 mA TA = +855C TA = -555C to +1255C ILKG IIN AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3.0 ns) Symbol tPZL Parameter Output Enable Time, Input A to Output Y VCC (V) Test Condition 3.0 to 3.6 Max Unit 8.5 10.0 ns 10.6 12.0 14.5 3.8 5.5 6.5 8.0 RL = R1 = 50 W, CL = 50 pF 5.3 7.5 8.5 10.0 3.0 to 3.6 RL = R1 = 50 W, CL = 50 pF 7.5 10.6 12.0 14.5 4.5 to 5.5 RL = R1 = 50 W, CL = 50 pF 5.3 7.5 8.5 10.0 4 10 10 10.0 4.5 to 5.5 tPLZ Output Disable Time CIN Input Capacitance CPD Power Dissipation Capacitance (Note 6) TA = 25 5C Min Typ Max RL = R1 = 50 W, CL = 15 pF 5.0 7.1 RL = R1 = 50 W, CL = 50 pF 7.5 RL = R1 = 50 W, CL = 15 pF 5.0 18 Min Max Min ns pF pF 6. CPD is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation ICC(OPR) = CPD • VCC • fin + ICC. CPD is used to determine the no-load dynamic power consumption: PD = CPD • VCC2 • fin + ICC • VCC. http://onsemi.com 3 NLU1G07 VCC 2 R1 VCC A 50% A GND tPZL Y tPLZ 50% VCC HIGH IMPEDANCE CL * RL VOL 0.3 V *Includes jig and probe capacitance. RL = R1 = 500 W Figure 3. Switching Waveforms Figure 4. Test Circuit VCC 1.5 V to 7 V OVT RL A Figure 5. Output Voltage Mismatch Application ORDERING INFORMATION Package Shipping† UDFN6 (Pb-Free) 3000 / Tape & Reel NLU1G07AMX1TCG ULLGA6, 1.45 x 1.0, 0.5P (Pb-Free) 3000 / Tape & Reel NLU1G07BMX1TCG ULLGA6, 1.2 x 1.0, 0.4P (Pb-Free) 3000 / Tape & Reel NLU1G07CMX1TCG ULLGA6, 1.0 x 1.0, 0.35P (Pb-Free) 3000 / Tape & Reel Device NLU1G07MUTCG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 4 NLU1G07 PACKAGE DIMENSIONS UDFN6, 1.2x1.0, 0.4P CASE 517AA-01 ISSUE C EDGE OF PACKAGE PIN ONE REFERENCE 2X 0.10 C ÉÉ ÉÉ ÉÉ L1 E DETAIL A Bottom View (Optional) TOP VIEW 2X EXPOSED Cu 0.10 C (A3) 0.10 C A1 A 10X 0.08 C ÉÉÉ ÉÉÉ A3 DETAIL B Side View (Optional) 5X MILLIMETERS MIN MAX 0.45 0.55 0.00 0.05 0.127 REF 0.15 0.25 1.20 BSC 1.00 BSC 0.40 BSC 0.30 0.40 0.00 0.15 0.40 0.50 MOUNTING FOOTPRINT* 6X C A1 DIM A A1 A3 b D E e L L1 L2 MOLD CMPD SEATING PLANE SIDE VIEW 1 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 mm FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. A B D 6X 0.42 0.22 L 3 L2 6X b 0.10 C A B 0.05 C 6 4 0.40 PITCH e NOTE 3 1.07 DIMENSIONS: MILLIMETERS BOTTOM VIEW *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 5 NLU1G07 PACKAGE DIMENSIONS ULLGA6 1.0x1.0, 0.35P CASE 613AD-01 ISSUE A PIN ONE REFERENCE 0.10 C ÉÉ ÉÉ ÉÉ 0.10 C NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED. A B D E DIM A A1 b D E e L L1 TOP VIEW 0.05 C A 6X 0.05 C MOUNTING FOOTPRINT SOLDERMASK DEFINED* SEATING PLANE SIDE VIEW C A1 MILLIMETERS MIN MAX --0.40 0.00 0.05 0.12 0.22 1.00 BSC 1.00 BSC 0.35 BSC 0.25 0.35 0.30 0.40 5X 0.48 6X 0.22 e 5X L NOTE 4 3 1 1.18 L1 0.53 6 4 6X b 0.35 PITCH DIMENSIONS: MILLIMETERS 0.10 C A B BOTTOM VIEW 1 PKG OUTLINE 0.05 C NOTE 3 *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 6 NLU1G07 PACKAGE DIMENSIONS ULLGA6 1.2x1.0, 0.4P CASE 613AE-01 ISSUE A PIN ONE REFERENCE 0.10 C ÉÉ ÉÉ ÉÉ 0.10 C NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED. A B D E DIM A A1 b D E e L L1 TOP VIEW 0.05 C A 6X 0.05 C SEATING PLANE SIDE VIEW MOUNTING FOOTPRINT SOLDERMASK DEFINED* C A1 MILLIMETERS MIN MAX --0.40 0.00 0.05 0.15 0.25 1.20 BSC 1.00 BSC 0.40 BSC 0.25 0.35 0.35 0.45 5X 0.49 e 5X L NOTE 4 3 1 6X 0.26 1.24 L1 0.53 6 4 6X b 0.10 C A B BOTTOM VIEW 0.05 C NOTE 3 1 PKG OUTLINE 0.40 PITCH DIMENSIONS: MILLIMETERS *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 7 NLU1G07 PACKAGE DIMENSIONS ULLGA6 1.45x1.0, 0.5P CASE 613AF-01 ISSUE A PIN ONE REFERENCE 0.10 C NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED. A B D ÉÉÉ ÉÉÉ ÉÉÉ E DIM A A1 b D E e L L1 TOP VIEW 0.10 C 0.05 C A 6X 0.05 C MOUNTING FOOTPRINT SOLDERMASK DEFINED* SEATING PLANE SIDE VIEW 5X C A1 e 5X L MILLIMETERS MIN MAX --0.40 0.00 0.05 0.15 0.25 1.45 BSC 1.00 BSC 0.50 BSC 0.25 0.35 0.30 0.40 0.49 NOTE 4 3 1 6X 0.30 1.24 L1 0.53 6 4 BOTTOM VIEW 6X b 0.10 C A B 0.05 C NOTE 3 1 PKG OUTLINE 0.50 PITCH DIMENSIONS: MILLIMETERS *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 http://onsemi.com 8 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NLU1G07/D