TPA3200D1
www.ti.com
SLOS442 – MAY 2005
20-W MONO DIGITAL INPUT AUDIO AMPLIFIER
•
•
DESCRIPTION
Digital Interface
– 24-bit Resolution
– Supports I2S and 16-Bit Word
Right-Justified Digital Input Formats
– Multiple Sampling Frequencies:
5 kHz – 200 kHz
– 8x Oversampling Digital Filter
– Soft Mute
Power Amplifier
– 20-W into an 8-Ω Load from an 18-V Supply
– Efficient Operation Eliminates Need for Heat
Sinks
– Three Selectable, Fixed Gain Settings
– Thermal and Short-Circuit Protection
The TPA3200D1 is a 20-W (per channel) efficient,
digital audio power amplifier for driving a bridged-tied
speaker. The TPA3200D1 can drive a speaker with
an impedance as low as 4 Ω. The high efficiency of
the TPA3200D1 (85%) eliminates the need for an
external heat sink.
The digital input accepts 16-24 bit data in I2S format
or 16-bit word right-justified. A digital filter performs
an 8x interpolation function. Other features include
soft mute, a zero input detect output flag for power
conscious designs, and power saving shutdown
mode.
Simplified Application Circuit
TAS3103
I2S or 16-bit RJ
22 nF
DATA
FLT1
SCLK
FLT2
Digital Audio
Processor
10 mF
VCOM
BCK
1 mF
VREF
1 mF
LRCK
BYPASS
Control
Inputs
{
Gain Select
{
FORMAT
220 pF
COSC
MUTE
ROSC
DEMP
GAIN0
120 kW
TPA3200D1
AGND
0.22 mF
GAIN1
BSN
51 W
Shutdown Control
Channel Select
SHUTDOWN
LR_SEL
OUTN
OUTP
51 W
BSP
Zero Input Flag
ZERO
0.22 mF
VCLAMP
+5V
VDD
+18V
PVCC
1.0 mF
PGND
AVCC
DGND
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the
right to change or discontinue these products without notice.
Copyright © 2005, Texas Instruments Incorporated
PRODUCT PREVIEW
FEATURES
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
These devices have limited built-in ESD protection. The leads should be shorted together or the device
placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
AVAILABLE OPTIONS
(1)
TA
PACKAGED DEVICE
44-PIN (DCP) (1)
–40°C to 85°C
TPA3200D1DCP
The DCP package is available taped and reeled. To order a taped
and reeled part, add the suffix R to the part number (e.g.,
TPA3200D1DCPR).
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted) (1)
VSS
PRODUCT PREVIEW
RL
TPA3200D1
UNIT
Supply voltage, VCC, PVCC
–0.3 to 21
V
Supply voltage, VDD
–0.3 to 6.5
V
SHUTDOWN
Vi
≥3.6
Ω
– 0.3 to VCC + 0.3
V
–0.3 to VDD + 0.3
V
Load Impedance
GAIN0, GAIN1, BCK, SCLK, DATA, LRCK, LR_SEL
FORMAT, MUTE, DEMP
Continuous total power dissipation
See Dissipation Rating Table
TA
Operating free-air temperature range
–25 to 85
°C
TJ
Operating junction temperature range
–25 to 150
°C
Tstg
Storage temperature range
–65 to 150
°C
260
°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds
(1)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operations of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
DISSIPATION RATINGS
(1)
2
PACKAGE
TA ≤ 25°C
DERATING FACTOR
(1/θJA)
TA = 70°C
TA = 85°C
44-pin DCP
4.89 W
39.1 mW/°C (1)
3.13 W
2.54 W
Based on a JEDEC high-K PCB with the PowerPAD™ soldered to a thermal land on the printed-circuit board. See the PowerPAD
Thermally Enhanced Package technical brief, literature number SLMA0002. The PowerPAD must be soldered to the PCB.
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
RECOMMENDED OPERATING CONDITIONS
PIN NAME
MIN
PVCC, VCC
VSS
Supply voltage
VIH
High-level input voltage
SHUTDOWN, GAIN0, GAIN1, BCK, SCLK, DATA,
LRCK, FORMAT, MUTE, DEMP
VIL
Low-level input voltage
SHUTDOWN, GAIN0, GAIN1, BCK, SCLK, DATA,
LRCK, FORMAT, MUTE, DEMP
VIH
High-level input voltage
LR_SEL
VIL
Low-level input voltage
LR_SEL
IIH
High-level input current
IIL
Low-level input current
VDD
MAX
8
18
4.5
5.5
2
V
0.8
VDD x 0.7
VDD x 0.3
SHUTDOWN: VI = VCC, VCC = 12 V
1
GAIN0, GAIN1, LR_SEL: VI = VDD, VDD = 5 V
1
SCLK, BCK, DATA, LRCK: VI = VDD, VDD = 5 V
10
FORMAT, MUTE, DEMP: VI = VDD, VDD = 5 V
100
SHUTDOWN: VI = 0 V, VCC = 12 V
1
GAIN0, GAIN1, LR_SEL: VI = 0 V, VDD = 5 V
1
BCK, SCLK, DATA, LRCK, FORMAT, MUTE, DEMP:
VI = 0 V, VDD = 5 V
10
VOH
High-level output voltage
IOH = –1 mA, ZERO
VOL
Low-level output voltage
IOL = 1 mA, ZERO
fOSC
Oscillator frequency
UNIT
µA
2.4
V
0.4
200
PRODUCT PREVIEW
PARAMETER
300
kHz
ELECTRICAL CHARACTERISTICS
All specifications at TA = 25°C, VDD = 5 V, fS = 44.1 kHz, system clock = 384 fS and 24-bit data, unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
fS = 44.1 kHz
26
31
fS = 96 kHz
25
fS = 192 kHz
30
UNIT
POWER SUPPLY REQUIREMENTS (1)
IDD
Supply current
mA
DIGITAL FILTER PERFORMANCE
FILTER CHARACTERISTICS
Pass band
±0.04 dB
Stop band
0.454 fs
0.546 fs
±0.04
Pass-band ripple
Stop-band attenuation
Stop band = 0.546 fS
–50
dB
dB
ANALOG FILTER PERFORMANCE
Frequency response
At 20 kHz
–0.03
At 44 kHz
–0.20
dB
SAMPLING FREQUENCY
fs
Sampling frequency
5
200
KHz
DYNAMIC PERFORMANCE
Channel separation
(1)
fS = 44.1 KHz, 96 KHz, 192 KHz
100
dB
Conditions in 192-kHz operation are system clock = 128 fS and oversampling rate = 64 fS of register 18.
3
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
FORMAT CHARACTERISTICS
All specifications at TA = 25°C, VDD = 5 V, fS = 44.1 kHz, system clock = 384 fS and 24-bit data, unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN
TYP
Resolution
MAX
UNIT
24
Bits
Data
Audio-data interface format Audio
I2S, standard
Audio-data bit length Audio
16–24-bit (I2S), 16-bit (Right-justified)
Audio data format
MSB first, 2s complement
System clock frequency
128 fS, 192 fS, 256 fS, 384 fS,
512 fS, 768 fS, 1152 fS
ELECTRICAL CHARACTERISTICS
at TA = 25°C, PVCC = VCC = 12 V (unless otherwise noted)
PARAMETER
|VOS|
TEST CONDITIONS
Output offset voltage (measured differentially)
MUTE = 2 V
TYP
AV = 12 dB, 18, 23.6 dB
PSRR Power supply rejection ratio
PVCC = 11.5 V to 12.5 V
VREF
IL = 10 mA, VCC = 8 V – 18 V
5 V regulator voltage
MIN
PRODUCT PREVIEW
Supply current
4.55
SHUTDOWN = VCC, VCC = 18 V, PO = 20 W,
RL = 8 Ω
ICC(SD) Supply current shutdown mode
Output transistor on resistance (high side and
low side)
G
Gain
100
mV
dB
4.9
5.45
8
15
1.3
SHUTDOWN = 0.8 V
rDS(on)
UNIT
–73
SHUTDOWN = 2.0 V, No load
ICC
MAX
V
mA
A
1
2
µA
0.5
0.6
0.7
Ω
GAIN1 = 0.8 V, GAIN0 = 0.8 V
10.9
12
13.1
GAIN1 = 0.8 V, GAIN0 = 2 V
17.1
18
18.6
GAIN1 = 2 V, GAIN0 = 0.8 V
22.9
23.6
24.4
IO = 0.5 A, TJ = 25°C
dB
OPERATING CHARACTERISTICS
PVCC = VCC = 12 V, TA = 25° C unless otherwise noted
PARAMETER
Continuous output power at 10% THD+N
PO
Continuous output power at 1% THD+N
TEST CONDITIONS
TYP
RL = 4 Ω
12.8
f = 1 kHz,
RL = 8 Ω
9
f = 1 kHz,
RL = 4 Ω
10.3
f = 1 kHz,
RL = 8 Ω
THD+N
Total harmonic distortion plus noise
PO = 10 W, RL = 4 Ω
f = 20 Hz to 20 kHz
BOM
Maximum output power bandwidth
THD = 1%
kSVR
Supply ripple rejection ratio
f = 1 kHz,
SNR
Signal-to-noise ratio
PO = 10 W, RL = 4 Ω
Vn
Noise output voltage
C(BYPASS) = 1 µF,
A-weighted filter
4
MIN
f = 1 kHz,
W
7.5
–60
95
f = 20 Hz to 22 kHz,
Gain = 12 dB
UNIT
0.2%
20
C(BYPASS) = 1 µF
MAX
150
–76.5
kHz
dB
µV(rms)
dBV
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
Functional Block Diagram
BCK
LRCK
DATA
Audio
Serial
Port
FORMAT
MUTE
Serial
Control
Port
4x/8x
Oversampling
Digital
Filter
and
Function
Control
Zero Detect
ZERO
Multi-Level
Delta-Sigma
Modulator
DEMP
System Clock
SCLK
VDD
Audio
Serial
Port
Power Supply
DGND
LR_SEL
Clamp
Reference
DAC and
2:1 Mux
Gain
Adjust
FLT2
_
+
_
VCLAMP
BSN
PVCC
Deglitch
Logic
Gate
Drive
PRODUCT PREVIEW
VCOM
OUTN
+
PGND
BSP
PVCC
−
+
+ −
Gain
Adjust
FLT1
+
_
_
+
Deglitch
Logic
Gate
Drive
OUTP
PGND
SD
Start-Up
Protection
Logic
SHUTDOWN
GAIN0
GAIN1
2
Gain
COSC
ROSC
BYPASS
Biases
and
References
Short-Circuit
Detect
Ramp
Generator
Thermal
VCC OK
VREF AGND AVCC
VREF
VCC
5
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
DCP
(TOP VIEW)
BCK
NC
DATA
LRCK
DGND
VDD
LR_SEL
VDD
DGND
VCOM
GAIN0
GAIN1
SHUTDOWN
PGND
VCLAMP
NC
BSN
PVCC
OUTN
OUTN
PGND
PGND
PRODUCT PREVIEW
6
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
SCLK
FORMAT
MUTE
DEMP
DGND
ZERO
DGND
FLT1
FLT2
VCC
VREF
BYPASS
COSC
ROSC
AGND
AGND
BSP
PVCC
OUTP
OUTP
PGND
PGND
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
Terminal Functions
NO.
NAME
I/O
DESCRIPTION
1
BCK
I
Bit clock input for audio data
3
DATA
I
Audio data input
4
LRCK
I
Left and right channel audio data latch enable input
7
LR_SEL
I
Select left-channel or right-channel data
HIGH: Left channel active
LOW: Right channel active
11
GAIN0
I
Gain select least significant bit. TTL logic levels with compliance to 5 V.
12
GAIN1
I
Gain select most significant bit. TTL logic levels with compliance to 5 V.
13
SHUTDOWN
I
Shutdown signal for IC (low = shutdown, high = operational).
TTL logic levels with compliance to 18 V.
5, 9, 37, 38, 40
DGND
-
Digital ground
6, 8
VDD
-
Digital power supply (4.5 V – 5.5 V)
15
VCLAMP
-
Internally generated voltage supply for bootstrap capacitor
17
BSN
I/O
Bootstrap I/O, negative high-side FET
28
BSP
I/O
Bootstrap I/O, positive high-side FET
2, 16
NC
-
31
ROSC
I/O
I/O for current setting resistor for ramp generator
32
COSC
I/O
I/O for charge/discharging currents onto capacitor for ramp generator creation
33
BYPASS
O
Midrail analog reference voltage
34
VREF
O
Analog 5-V regulated output. Not to be used for powering external circuitry.
No internal connection.
35
VCC
-
High-voltage analog power supply (8 V to 18 V).
19, 20
OUTN
O
Class-D 1/2-H-bridge negative output
39
ZERO
O
Zero flag output.
HIGH: No input present
LOW: Data present at input
This can be used to shutdown the device when no data is present at input.
41
DEMP
I
De-emphasis control.
HIGH: 44.1 kHz De-emphasis ON
LOW: 44.1 kHz De-emphasis OFF
42
MUTE
I
Soft mute control
HIGH: Mute ON
LOW: Mute OFF
43
FORMAT
I
Audio data format select
HIGH: 16-bit right justified
LOW: 16- to 24-bit, I2S format
44
SCLK
I
System clock input
18, 27
PVCC
-
Power supply for H-bridge (8 V to 18 V)
25, 26
OUTP
O
Class-D 1/2-H-bridge positive output
29, 30
AGND
-
Analog ground
14, 21, 22, 23, 24
PGND
-
Power ground for H-bridge
10
VCOM
-
Midrail digital reference voltage
36
FLT2
I/O
37
FLT1
I/O
PRODUCT PREVIEW
TERMINAL
Noise-filter terminals; connect capacitor across pins 36 and 37
7
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
TYPICAL CHARACTERISTICS
Total Harmonic Distortion Plus Noise
vs
Output Power
Total Harmonic Distortion Plus Noise
vs
Output Power
10
VCC = 12 V
RL = 8 Gain = 18 dB
fS = 48 kHz
24−bit, I2S format
5
2
Total Hormonic Distortion Plus Noise − %
Total Hormonic Distortion Plus Noise − %
10
1
0.5
10 kHz
0.2
0.1
1 kHz
0.05
0.02
20 Hz
PRODUCT PREVIEW
0.01
10m
100m 200m
1
2
VCC = 12 V
RL = 8 Gain = 23.6 dB
fS = 48 kHz
24−bit, I2S format
5
2
1
0.5
10 kHz
0.2
1 kHz
0.1
0.05
20 Hz
0.02
0.01
10
10m
PO − Output Power − W
10
Harmonic Distortion Plus Noise
vs
Output Power
Total Harmonic Distortion Plus Noise
vs
Frequency
20
VCC = 18 V
RL = 8 Gain = 23.6 dB
fS = 48 kHz
24−bit, I2S format
1
0.5
10 kHz
0.2
0.1
1 kHz
0.05
0.02
0.01
10m
20 Hz
1
2
Figure 3.
10 20
VCC = 12 V
RL = 8 Gain = 18 dB
fS = 48 kHz
24−bit, I2S format
10
5
2
1
PO = 5 W
0.5
0.2
0.1
PO = 500 mW
0.05
PO = 1 W
0.02
0.01
100m 200m
PO − Output Power − W
8
2
Figure 2.
Total Hormonic Distortion Plus Noise − %
Total Hormonic Distortion Plus Noise − %
2
1
Figure 1.
10
5
100m 200m
PO − Output Power − W
20
100 200
1k
2k
f − Frequency − Hz
Figure 4.
10k 20k
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
TYPICAL CHARACTERISTICS (continued)
Total Harmonic Distortion Plus Noise
vs
Frequency
Total Harmonic Distortion Plus Noise
vs
Frequency
20
VCC = 12 V
RL = 8 Gain = 23.6 dB
fS = 48 kHz
24−bit, I2S format
5
2
1
0.5
0.2
0.1
PO = 500 mW
0.05
PO = 1 W
0.02
PO = 5 W
0.01
20
100 200
5
2
1
0.5
0.2
0.1
PO = 500 mW
0.05
2k
PO = 1 W
0.02
0.01
1k
VCC = 18 V
RL = 8 Gain = 18 dB
fS = 48 kHz
24−bit, I2S format
10
10k 20k
PO = 5 W
20
100 200
2k
10k 20k
f − Frequency − Hz
f − Frequency − Hz
Figure 5.
Figure 6.
Total Harmonic Distortion Plus Noise
vs
Frequency
Power Supply Voltage Rejection Ratio
vs
Frequency
20
0
10
PSRR − Power Supply Rejecyion Ratio − dB
Total Hormonic Distortion Plus Noise − %
1k
PRODUCT PREVIEW
10
Total Hormonic Distortion Plus Noise − %
Total Hormonic Distortion Plus Noise − %
20
VCC = 18 V
RL = 8 Gain = 23.6 dB
fS = 48 kHz
24−bit, I2S format
5
2
1
0.5
0.2
0.1
PO = 500 mW
0.05
PO = 1 W
0.02
−10
−20
VCC = 12 V
V(RIPPLE) = 200 mVPP
RL = 8 Gain = 18 dB
−30
−40
−50
−60
PO = 5 W
0.01
20
100
200
1k
2k
f − Frequency − Hz
Figure 7.
10k 20k
−70
20
100
1k
f − Frequency − Hz
10 k 20 k
Figure 8.
9
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
TYPICAL CHARACTERISTICS (continued)
Efficiency
vs
Output Power
Output Power
vs
Load Impedance
21
90
8Ω
80
70
17
PO − Output Power − W
Efficiency − %
VCC = 18 V
19
4Ω
60
50
40
30
20
15
VCC = 15 V
13
11
VCC = 12 V
9
VCC = 12 V
7
10
PRODUCT PREVIEW
0
0
2
4
6
8
10
12
TA = 25°C,
10% THD Maximum
5
3.6 4
14
5
6
PO − Output Power − W
Figure 10.
Maximum Output Power
vs
Load Impedance
Maximum Output Power
vs
Load Impedance
10
21
TA = 60°C
19
19
VCC = 18 V
PO − Maximum Output Power − W
PO − Maximum Output Power − W
9
Figure 9.
TA = 45°C
17
15
VCC = 15 V
13
11
9
VCC = 12 V
7
17
VCC = 18 V
15
VCC = 15 V
13
11
9
VCC = 12 V
7
4
5
6
7
8
ZL − Load Impedance − Ω
Figure 11.
10
8
Load Impedance − Ω
21
5
3.6
7
9
10
5
3.6
4
5
6
7
8
ZL − Load Impedance − Ω
Figure 12.
9
10
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
TYPICAL CHARACTERISTICS (continued)
De-emphasis Level
vs
Frequency
De-emphasis Error
vs
Frequency
0
0.5
fS = 44.1 kHz
−1
0.3
−3
−4
−5
−6
−7
0.2
0.1
0.0
−0.1
−0.2
−8
−0.3
−9
−0.4
−10
PRODUCT PREVIEW
De-emphasis Error – dB
−2
De-emphasis Level – dB
fS = 44.1 kHz
0.4
−0.5
0
2
4
6
8
10
12
14
f – Frequency – kHz
Figure 13.
16
18
20
0
2
4
6
8
10
12
14
16
18
20
f – Frequency – kHz
Figure 14.
11
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
APPLICATION INFORMATION
2
{
I S/RJ Clocks
& Data
BCK
SCLK
FORMAT
NC
VDD
10 mF
DATA
MUTE
LRCK
DEMP
DGND
DGND
VDD
ZERO
LR_SEL
DGND
VDD
Control
Inputs
Zero Flag Output
FLT1
DGND
0.1 mF
}
22 nF
FLT2
VCOM
VCC
GAIN0
VREF
GAIN1
BYPASS
10 mF
Gain Control
{
PRODUCT PREVIEW
Shutdown Control
1 mF
1 mF
SHUTDOWN
COSC
PGND
ROSC
VCLAMP
AGND
NC
AGND
220 pF
120 kW
1 mF
51 W
0.22 mF
BSN
BSP
0.22 mF
VCC
22 mF
PVCC
PVCC
OUTN
OUTP
OUTN
OUTP
PGND
PGND
PGND
PGND
1 mF
51 W
VCC
1 mF
PGND and DGND
connected at
power supply
1 nF
Ferrite
Bead
1 nF
Ferrite
Bead
Ferrite
Bead
OUTN OUTP
Figure 15. Typical Application Circuit
12
PGND
DGND
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
APPLICATION INFORMATION (continued)
SYSTEM CLOCK INPUT
The TPA3200D1 requires a system clock for operating the digital interpolation filters and multilevel delta-sigma
modulators. The system clock is applied at the SCLK input (pin 44). Table 1 shows examples of system clock
frequencies for common audio sampling rates.
Figure 16 shows the timing requirements for the system clock input. For optimal performance, it is important to
use a clock source with low phase-jitter and noise. TI’s PLL170x family of multiclock generators is an excellent
choice for providing the TPA3200D1 system clock.
Table 1. System Clock Rates for Common Audio Sampling Frequencies
(1)
SYSTEM CLOCK FREQUENCY (fSCLK) (MHz)
128 fS
192 fS
256 fS
384 fS
512 fS
768 fS
1152fS
8 kHz
1.0240
1.5360
2.0480
3.0720
4.0960
6.1440
9.2160
16 kHz
2.0480
3.0720
4.0960
6.1440
8.1920
12.2880
18.4320
32 kHz
4.0960
6.1440
8.1920
12.2880
16.3840
24.5760
36.8640
44.1 kHz
5.6448
8.4672
11.2896
16.9344
22.5792
33.8688
(1)
48 kHz
6.1440
9.2160
12.2880
18.4320
24.5760
36.8640
(1)
88.2 kHz
11.2896
16.9344
22.5792
33.8688
45.1584
(1)
(1)
96 kHz
12.2880
18.4320
24.5760
36.8640
49.1520
(1)
(1)
192 kHz
24.5760
36.8640
49.1520
See
(1)
(1)
(1)
(1)
PRODUCT PREVIEW
SAMPLE
FREQUENCY
This system clock rate is not supported for the given sampling frequency.
t(SCKH)
H
2.0 V
System Clock (SCK)
0.8 V
L
t(SCKL)
t(SCY)
Figure 16. System Clock Input Timing
PARAMETERS
SYMBOL
System clock pulse duration, high
t(SCKH)
System clock pulse duration, low
t(SCKL)
System clock pulse cycle time
t(SCY)
(1)
MIN
TYP
MAX
UNITS
7
ns
7
See
(1)
1/128 fS, ½56 fS, 1/384 fS, 1/512 fS, 1/768 fS, or 1/1152 fS
AUDIO SERIAL INTERFACE
The audio serial interface for the TPA3200D1 consists of a 3-wire synchronous serial port. It includes LRCK (pin
3), BCK (pin 1), and DATA (pin 2). BCK is the serial audio bit clock, and it is used to clock the serial data present
on DATA into the serial shift register of the audio interface. Serial data is clocked into the TPA3200D1 on the
rising edge of BCK. LRCK is the serial audio left/right word clock. It is used to latch serial data into the internal
registers of the serial audio interface.
Both LRCK and BCK should be synchronous to the system clock. Ideally, it is recommended that LRCK and BCK
be derived from the system clock input, SCK. LRCK is operated at the sampling frequency, fS. BCK can be
operated at 32, 48, or 64 times the sampling frequency for standard and left-justified formats. BCK can be
operated at 48 or 64 times the sampling frequency for the I2S format.
Internal operation of the TPA3200D1 is synchronized with LRCK. Accordingly, internal operation is held when the
sampling rate clock of LRCK is changed or when SCK and/or BCK is interrupted for a 3-bit clock cycle or longer.
If SCK, BCK, and LRCK are provided continuously after this held condition, the internal operation is
re-synchronized automatically in a period of less than 3/fS. External resetting is not required.
13
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
AUDIO DATA FORMATS AND TIMING
The TPA3200D1 supports I2S and 16-bit-word right-justified. The data formats are shown in Figure 18. Data
formats are selected using the FORMAT pin on the TPA3200D1. All formats require binary 2s-complement,
MSB-first audio data. Figure 17 shows a detailed timing diagram for the serial audio interface.
1.4 V
LRCK
t(BCH)
t(BCL)
t(LB)
1.4 V
BCK
t(BCY)
t(BL)
1.4 V
DATA
t(DS)
t(DH)
Figure 17. Audio Interface Timing
PRODUCT PREVIEW
PARAMETERS
SYMBOL
MIN
BCK pulse cycle time
t(BCY)
1/(32 fS), 1/(48 fS), 1/(64 fS) (1)
BCK high-level time
t(BCH)
35
BCK low-level time
t(BCL)
35
BCK rising edge to LRCK edge
t(BL)
10
LRCK falling edge to BCK rising edge
t(LB)
10
DATA setup time
t(DS)
10
DATA hold time
t(DH)
10
(1)
14
fS is the sampling frequency (e.g., 44.1 kHz, 48 kHz, 96 kHz, etc.).
TYP
MAX
UNITS
ns
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
(1) 16-Bit-Word Right Justified
1/fS
LRCK
L-Channel
R-Channel
BCK
(= 32 fS, 48 fS, or 64 fS)
16-Bit Right-Justified, BCK = 48 fS or 64 fS
DATA
1
14 15 16
2
3
14 15 16
MSB
1
LSB
2
3
14 15 16
MSB
LSB
16-Bit Right-Justified, BCK = 32 fS
DATA
14 15 16
1
2
3
14 15 16
MSB
1
LSB
2
3
14 15 16
MSB
LSB
1/fS
LRCK
L-Channel
R-Channel
BCK
(= 48 fS or 64 fS)
DATA
1
2
3
MSB
N–2 N–1
LSB
N
1
2
3
N–2 N–1
MSB
LSB
N
1
2
Figure 18. Audio Data Input Formats
ZERO FLAG
ZERO (pin 39) is the L-channel and R-channel common zero flag pin. If the data for L-channel and R-channel
remains at a 0 level for 1024 sampling periods (or LRCK clock periods), the ZERO flag output is set to a logic 1
state.
The ZERO-pin output can be inverted using a standard logic gate or transistor, and connected to the
SHUTDOWN terminal (pin 13). This places the TPA3200D1 into a low-current state, conserving power, and
disables the switching outputs.
15
PRODUCT PREVIEW
(2) I2S Data Format; L-Channel = LOW, R-Channel = HIGH
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
REGISTER CONTROL
The digital functions of the TPA3200D1 are controlled by 4 terminals. Table 2 shows selectable data formats,
Table 3 shows de-emphasis control, Table 4 shows mute control, and Table 5 shows channel-output select.
Table 2. Data Format Select
FMT (PIN 43)
DATA FORMAT
LOW
16- to 24-bit, I2S format
HIGH
16-bit right-justified
Table 3. De-Emphasis Control
DEMP (PIN 41 )
DE-EMPHASIS FUNCTION
LOW
44.1 kHz de-emphasis OFF
HIGH
44.1 kHz de-emphasis ON
Table 4. Mute Control
MUTE (PIN 42 )
MUTE
PRODUCT PREVIEW
LOW
Mute OFF
HIGH
Mute ON
Table 5. Channel Output Select
ACTIVE CHANNEL (1)
LR_SEL (PIN 7 )
(1)
LOW
Right
HIGH
Left
A digital data stream consists of two channels of data. In an I2S or
right-justified data stream, the left-channel data precedes the
right-channel data (See Figure 18). The LR_SEL input selects the
channel to send to the mono output.
OVERSAMPLING RATE CONTROL
The TPA3200D1 automatically controls the oversampling rate of the delta-sigma D/A converters with the system
clock rate. The oversampling rate is set to 64× oversampling with every system clock and sampling frequency.
VCOM OUTPUT
One unbuffered common-mode voltage output pin, VCOM (pin 10) is brought out for decoupling purposes. This
pin is nominally biased to a dc voltage level equal to 0.5 × VDD. This pin cannot be used to bias external circuits.
16
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
CLASS-D OPERATION
This section focuses on the class-D operation of the TPA3200D1.
Traditional Class-D Modulation Scheme
The traditional class-D modulation scheme, which is used in the TPA032D0x family, has a differential output
where each output is 180 degrees out of phase and changes from ground to the supply voltage, VCC. Therefore,
the differential pre-filtered output varies between positive and negative VCC, where filtered 50% duty cycle yields
0 V across the load. The traditional class-D modulation scheme with voltage and current waveforms is shown in
Figure 31. Note that even at an average of 0 V across the load (50% duty cycle), the current to the load is high,
causing high loss, thus causing a high supply current.
OUTP
OUTN
+12 V
0V
PRODUCT PREVIEW
Differential Voltage
Across Load
−12 V
Current
Figure 19. Traditional Class-D Modulation Scheme’s Output Voltage and Current Waveforms Into an
Inductive Load With No Input
17
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
TPA3200D1 Modulation Scheme
The TPA3200D1 uses a modulation scheme that still has each output switching from ground to VCC. However,
OUTP and OUTN are now in phase with each other with no input. The duty cycle of OUTP is greater than 50%
and OUTN is less than 50% for positive output voltages. The duty cycle of OUTP is less than 50% and OUTN is
greater than 50% for negative output voltages. The voltage across the load is 0 V throughout most of the
switching period, greatly reducing the switching current, which reduces any I2R losses in the load. (See
Figure 20.)
OUTP
OUTN
Differential
Voltage
Across
Load
Output = 0 V
+12 V
0V
−12 V
Current
PRODUCT PREVIEW
OUTP
OUTN
Differential
Voltage
Output > 0 V
+12 V
0V
Across
Load
−12 V
Current
Figure 20. The TPA3200D1 Output Voltage and Current Waveforms Into an Inductive Load
18
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
Maximum Allowable Output Power (Safe Operating Area)
The TPA3200D1 can drive load impedances as low as 3.6 Ω from power supply voltages ranging from 8 V to 18
V. To prevent device failure, however, the output power of the TPA3200D1 must be limited. Figure 21 shows the
maximum allowable output power versus load impedance for three power supply voltages at an ambient
temperature of 25°C.
MAXIMUM OUTPUT POWER
vs
LOAD IMPEDANCE
21
VCC = 18 V
17
15
VCC = 15 V
13
11
VCC = 12 V
9
7
TA = 25°C,
10% THD Maximum
5
3.6 4
5
6
7
8
Load Impedance − Ω
9
10
Figure 21. Output Power
Driving The Output Into Clipping
The output of the TPA3200D1 may be driven into clipping to attain a higher output power than is possible with no
distortion. Clipping is typically quantified by a THD measurement of 10%. The amount of additional power into
the load may be calculated with Equation 1.
P O(10% THD) P O(1% THD) 1.25
(1)
For example, consider an application in which the TPA3200D1 drives an 8-Ω speaker from an 18-V power
supply. The maximum output power with no distortion (less than 1% THD) is 16 W, which corresponds to a
maximum peak output voltage of 16 V. For the same output voltage level driven into clipping (10% THD), the
output power is increased to 20 W.
Output Filter Considerations
A ferrite bead filter (shown in Figure 22) should be used in order to pass FCC and/or CE radiated emissions
specifications and if a frequency sensitive circuit operating higher than 1 MHz is nearby. The ferrite filter reduces
EMI around 1 MHz and higher (FCC and CE only test radiated emissions greater than 30 MHz). When selecting
a ferrite bead, choose one with high impedance at high frequencies, but very low impedance at low frequencies.
Use an additional LC output filter if there are low frequency (<1 MHz) EMI sensitive circuits and/or there are long
wires (greater than 11 inches) from the amplifier to the speaker, as shown in Figure 23 and Figure 24.
19
PRODUCT PREVIEW
PO − Output Power − W
19
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
Ferrite
Chip Bead
OUTP
1 nF
4 Ω or Greater
Ferrite
Chip Bead
OUTN
1 nF
Figure 22. Typical Ferrite Chip Bead Filter (Chip bead example: Fair-Rite 2512067007Y3)
Ferrite
Chip Bead
15 µH
OUTP
1 µF
1 nF
Ferrite
Chip Bead
15 µH
4Ω
PRODUCT PREVIEW
OUTN
1 µF
1 nF
Figure 23. Typical LC Output Filter for 4-Ω Speaker, Cutoff Frequency of 41 kHz
33 µH
Ferrite
Chip Bead
OUTP
0.47 µF
33 µH
1 nF
Ferrite
Chip Bead
8Ω
OUTN
0.47 µF
1 nF
Figure 24. Typical LC Output Filter for 8-Ω Speaker, Cutoff Frequency of 41 kHz
SHORT-CIRCUIT PROTECTION
The TPA3200D1 has short circuit protection circuitry on the outputs that prevents damage to the device during
output-to-output shorts, output-to-GND shorts, and output-to-VCC shorts. When a short-circuit is detected on the
outputs, the part immediately disables the output drive and enters into shutdown mode. This is a latched fault
and must be reset by cycling the voltage on the SHUTDOWN pin to a logic low and back to the logic high state
for normal operation. This will clear the short-circuit flag and allow for normal operation if the short was removed.
If the short was not removed, the protection circuitry will again activate.
Two Schottky diodes are required to provide short-circuit protection. The diodes should be placed as close to the
TPA3200D1 as possible, with the anodes connected to PGND and the cathodes connected to OUTP and OUTN
as shown in the application circuit schematic. The diodes should have a forward voltage rating of 0.5 V at a
minimum of 1 A output current and a dc blocking voltage rating of at least 30 V. The diodes must also be rated to
operate at a junction temperature of 150°C.
If short-circuit protection is not required, the Schottky diodes may be omitted.
20
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
THERMAL PROTECTION
Thermal protection on the TPA3200D1 prevents damage to the device when the internal die temperature
exceeds 150°C. There is a ±15°C tolerance on this trip point from device to device. Once the die temperature
exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not
a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 15°C. The device
begins normal operation at this point with no external system interaction.
THERMAL CONSIDERATIONS: OUTPUT POWER AND MAXIMUM AMBIENT TEMPERATURE
To calculate the maximum ambient temperature, Equation 2 is used:
T Amax T Jmax JA P Dissipated
where : T Jmax 150C
JA 1
1
25.6C
0.0391
deratingfactor
(2)
The derating factor for the 44-pin DCP package is given in the dissipation rating table.
1
P Dissipated PO(average) 1
Efficiency
Efficiency 75% for an 4− load
Efficiency 85% for an 8− load
(3)
Example. What is the maximum ambient temperature for an application that requires the TPA3200D1 to drive
20 W into an 8-Ω speaker?
P Dissipated 20 W 1 1 3.53 W
0.85
T Amax 150C (25.6CW 1.76 W) 59.6C
(4)
This calculation shows that the TPA3200D1 can drive 20 W of RMS power into an 8-Ω speaker up to a maximum
ambient temperature rating of 60°C.
GAIN SETTING VIA GAIN0 AND GAIN1 INPUTS
The gain of the TPA3200D1 is set by two input terminals, GAIN0 and GAIN1. See Table 6.
Table 6. Gain Settings
(1)
AMPLIFIER GAIN
(dB)
Output Voltage with Full Scale Input
and VDD=5 V (VRMS)
TYP
TYP
GAIN1
GAIN0
0
0
12
5.63
0
1
18
11.23
1
0
23.6
21.4 (1)
1
1
Reserved
Reserved
Output clipping with VCC = 18 V
21
PRODUCT PREVIEW
To estimate the power dissipation, Equation 3 is used:
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
The typical output voltage, measured across the load, is also given in Table 6 at each of the gain steps. This is
the expected voltage with a full scale input signal applied at the digital inputs and VDD = 5 V. This voltage scales
proportionally with a lower or higher VDD. For example, if VDD = 4.5 V, scale the results in Table 6 by 4.5÷5, or
0.9.
POWER SUPPLY DECOUPLING
The TPA3200D1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling
to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also
prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is
achieved by using two capacitors of different types that target different types of noise on the power supply leads.
For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR)
ceramic capacitor, typically 1 µF placed as close as possible to the device VCC lead works best. For filtering
lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10 µF or greater placed near the audio
power amplifier is recommended.
BSN AND BSP CAPACITORS
The full H-bridge output stage uses only NMOS transistors. It therefore requires bootstrap capacitors for the high
side of each output to turn on correctly. A 0.22-µF ceramic capacitor, rated for at least 25 V, must be connected
from each output to its corresponding bootstrap input. Specifically, one 0.22-µF capacitor must be connected
from OUTP to BSP, and one 0.22-µF capacitor must be connected from OUTN to BSN.
PRODUCT PREVIEW
BSN AND BSP RESISTORS
To limit the current when charging the bootstrap capacitors, a resistor with a value of approximately 50 Ω
(+/–10% maximum) must be placed in series with each bootstrap capacitor. The current will be limited to less
than 500 µA.
VCLAMP CAPACITOR
To ensure that the maximum gate-to-source voltage for the NMOS output transistors is not exceeded, an internal
regulator clamps the gate voltage. A 1-µF capacitor must be connected from VCLAMP (pin 15) to ground. This
capacitor must have a rating of VCC or more. The voltage at VCLAMP (pin 15) varies with VCC and may not be
used for powering any other circuitry.
MIDRAIL BYPASS CAPACITOR
The midrail bypass capacitor is the most critical capacitor and serves several important functions. During start-up
or recovery from shutdown mode, C(BYPASS) determines the rate at which the amplifier starts up. The second
function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This
noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and
THD+N.
VREF DECOUPLING CAPACITOR
The VREF terminal (pin 34) is the output of an internally-generated 5-V supply, used for the oscillator and gain
setting logic. It requires a 0.1-µF to 1-µF capacitor to ground to keep the regulator stable. The regulator may not
be used to power any additional circuitry.
SWITCHING FREQUENCY
The switching frequency is determined using the values of the components connected to ROSC (pin 31) and
COSC (pin 32) and may be calculated using Equation 5:
fs 6.6
ROSC C OSC
The frequency may be varied from 225 kHz to 275 kHz by adjusting the values chosen for ROSC and COSC.
22
(5)
TPA3200D1
www.ti.com
SLOS442 – MAY 2005
SHUTDOWN OPERATION
The TPA3200D1 employs a shutdown mode of operation designed to reduce supply current (ICC) to the absolute
minimum level during periods of non-use for battery-power conservation. The SHUTDOWN input terminal should
be held high during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the outputs to
mute and the amplifier to enter a low-current state, ICC(SD) = 1 µA. SHUTDOWN should never be left
unconnected, because amplifier operation would be unpredictable.
Ideally, the device should be held in shutdown when the system powers up and brought out of shutdown once
any digital circuitry has settled. However, if SHUTDOWN is to be left unused, the terminal may be connected
directly to VCC.
USING LOW-ESR CAPACITORS
Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor
can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor
minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance
the more the real capacitor behaves like an ideal capacitor.
A metalized polyester capacitor is recommended for the capacitor placed in parallel across the FLT1 and FLT2
inputs. This ensures the best noise performance.
Because the TPA3200D1 is a class-D amplifier that switches at a high frequency, the layout of the printed-circuit
board (PCB) should be optimized according to the following guidelines for the best possible performance.
• Decoupling capacitors — The high-frequency 1-µF decoupling capacitors should be placed as close to the
PVCC (pin 18 and pin 27) and VCC (pin 35) terminals as possible. The BYPASS (pin 33) capacitor, VREF
(pin 34) capacitor, and VCLAMP (pin 15) capacitor should also be placed as close to the device as possible.
The large (10 µF or greater) bulk power supply decoupling capacitor should be placed near the TPA3200D1
at the PVCC terminals.
• Grounding — The VCC (pin 35) decoupling capacitor, VREF (pin 34) capacitor, BYPASS (pin 33) capacitor,
COSC (pin 32) capacitor, and ROSC (pin 31) resistor should each be grounded to analog ground (AGND,
pin 29 and pin 30). The PVCC (pin 18 and pin 27) decoupling capacitors should each be grounded to power
ground (PGND pins 14, 22, and 23). Analog ground and power ground may be connected at the PowerPAD,
which should be used as a central ground connection, or star ground, for the TPA3200D1. DGND (pins 5, 9,
38, and 40) should be connected to PGND, and AGND at the power supply through a ferrite bead. Connect
the VDD (pins 6 and 8) decoupling capacitor to DGND. This pattern separates the digital power-switching
currents and digital input currents, and prevents interference between them.
• Digital input signal routing — The SCLK, BCK, LRCK, and DATA input are sensitive, high-frequency signals
that should be shielded by a clean GND layer to avoid interference. For a 2-layer PCB, shield the signals on
the bottom layer with a plane connected to DGND. On the top layer, route DGND closely around these
signals.
• Output filter — The ferrite filter ( Figure 22) should be placed as close to the output terminals (pins 19, 20,
25, and 26) as possible for the best EMI performance. The LC filter ( Figure 23 and Figure 24) should be
placed closest to the output and followed by a ferrite-bead filter. The capacitors used in both the ferrite and
LC filters should be grounded to power ground.
• PowerPAD — The PowerPAD must be soldered to the PCB for proper thermal performance and optimal
reliability. The dimensions of the PowerPAD thermal land on the PCB should be 3.5 mm by 9.5 mm. Three
rows of solid vias (six vias per row, 0.3302 mm or 13 mils diameter) should be equally spaced underneath
the thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the
bottom layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. For additional
information, see the PowerPAD Thermally Enhanced Package technical brief, TI literature number SLMA002.
For an example layout, see the TPA3200D1 Evaluation Module (TPA3200D1EVM) User Manual, TI literature
number SLOU173. Both the EVM user manual and the PowerPAD application note are available on the TI web
site at http://www.ti.com.
23
PRODUCT PREVIEW
PRINTED-CIRCUIT BOARD (PCB) LAYOUT
PACKAGE OPTION ADDENDUM
www.ti.com
1-Jun-2005
PACKAGING INFORMATION
Orderable Device
Status (1)
Package
Type
Package
Drawing
Pins Package Eco Plan (2)
Qty
TPA3200D1DCP
PREVIEW
HTSSOP
DCP
44
50
TBD
Call TI
Call TI
TPA3200D1DCPR
PREVIEW
HTSSOP
DCP
44
2000
TBD
Call TI
Call TI
Lead/Ball Finish
MSL Peak Temp (3)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated