TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 D OR DGK PACKAGE (TOP VIEW) features D D D D D D 8-Bit Voltage Output DAC Programmable Internal Reference Programmable Settling Time: 1 µs in Fast Mode, 3.5 µs in Slow Mode Compatible With TMS320 and SPI Serial Ports Differential Nonlinearity . . . <0.2 LSB Typ Monotonic Over Temperature DIN SCLK CS FS 1 8 2 7 3 6 4 5 VDD OUT REF AGND applications D D D D D Digital Servo Control Loops Digital Offset and Gain Adjustment Industrial Process Control Machine and Motion Control Devices Mass Storage Devices description The TLV5624 is a 8-bit voltage output DAC with a flexible 4-wire serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 8 data bits. The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The programmable settling time of the DAC allows the designer to optimize speed vs power dissipation. With its on-chip programmable precision voltage reference, the TLV5624 simplifies overall system design. Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC and 8-pin MSOP package to reduce board space in standard commercial and industrial temperature ranges. AVAILABLE OPTIONS PACKAGE TA SOIC (D) MSOP (DGK) 0°C to 70°C TLV5624CD TLV5624CDGK – 40°C to 85°C TLV5624ID TLV5624IDGK Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation. Copyright 1999, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 functional block diagram REF PGA With Output Enable Voltage Bandgap Power and Speed Control Power-On Reset 2 2 2-Bit Control Latch DIN Serial Interface and Control SCLK CS 8 8 8-Bit DAC Latch FS Terminal Functions TERMINAL NAME NO. I/O/P DESCRIPTION AGND 5 P Ground CS 3 I Chip select. Digital input active low, used to enable/disable inputs DIN 1 I Digital serial data input FS 4 I Frame sync input OUT 7 O DAC A analog voltage output REF 6 I/O Analog reference voltage input/output SCLK 2 I Digital serial clock input VDD 8 P Positive power supply 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 x2 OUT TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage (VDD to AGND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Reference input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to VDD + 0.3 V Digital input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to VDD + 0.3 V Operating free-air temperature range, TA: TLV5624C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C TLV5624I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 85°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions Supply voltage voltage, VDD VDD = 5 V VDD = 3 V Power on reset, POR High-level digital input voltage, VIH Low-level digital input voltage, VIL Reference voltage, Vref to REF terminal Reference voltage, Vref to REF terminal MIN NOM MAX 4.5 5 5.5 V 2.7 3 3.3 V 2 V 0.55 VDD = 2.7 V to 5.5 V VDD = 2.7 V to 5.5 V 2 VDD = 5 V (see Note 1) VDD = 3 V (see Note 1) Load resistance, RL UNIT V AGND 2.048 AGND 1.024 0.8 V VDD –1.5 VDD – 1.5 V 2 V kΩ Load capacitance, CL 100 pF Clock frequency, fCLK 20 MHz Operating free-air free air temperature, temperature TA TLV5624C TLV5624I 0 70 –40 85 °C NOTE 1: Due to the x2 output buffer, a reference input voltage ≥ (VDD–0.4 V)/2 causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 electrical characteristics over recommended operating conditions (unless otherwise noted) power supply PARAMETER IDD TEST CONDITIONS Power down supply current PSRR TYP MAX Fast 2.3 3.3 Slow 1.5 1.9 See Figure 8 0.01 10 Zero scale, See Note 2 –65 Full scale, –65 No load, All inputs in uts = AGND or VDD, DAC latch = 0x800 Power supply su ly current Power supply rejection ratio MIN UNIT mA See Note 3 µA dB NOTES: 2. Power supply rejection ratio at zero scale is measured by varying VDD and is given by: PSRR = 20 log [(EZS(VDDmax) – EZS(VDDmin))/VDDmax] 3. Power supply rejection ratio at full scale is measured by varying VDD and is given by: PSRR = 20 log [(EG(VDDmax) – EG(VDDmin))/VDDmax] static DAC specifications PARAMETER TEST CONDITIONS MIN Resolution TYP MAX UNIT 8 bits INL Integral nonlinearity, end point adjusted See Note 4 ± 0.3 ± 0.5 LSB DNL Differential nonlinearity See Note 5 ± 0.07 ± 0.2 LSB EZS EZS TC Zero-scale error (offset error at zero scale) See Note 6 Zero-scale-error temperature coefficient See Note 7 EG Gain error See Note 8 ±10 10 mV ppm/°C ± 0.6 % full scale V EG TC Gain error temperature coefficient See Note 9 10 ppm/°C NOTES: 4. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors. 5. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code. 6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero. 7. Zero-scale-error temperature coefficient is given by: EZS TC = [EZS (Tmax) – EZS (Tmin)]/Vref × 106/(Tmax – Tmin). 8. Gain error is the deviation from the ideal output (2Vref – 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error. 9. Gain temperature coefficient is given by: EG TC = [EG(Tmax) – EG (Tmin)]/Vref × 106/(Tmax – Tmin). output specifications PARAMETER VO TEST CONDITIONS Output voltage RL = 10 kΩ Output load regulation accuracy VO = 4.096 V, 2.048 V MIN TYP 0 RL = 2 kΩ MAX VDD–0.4 ± 0.10 UNIT V ± 0.25 % full scale V reference pin configured as output (REF) PARAMETER Vref(OUTL) Vref(OUTH) Low reference voltage Iref(source) Iref(sink) Output source current High reference voltage TEST CONDITIONS VDD > 4.75 V MIN TYP MAX UNIT 1.003 1.024 1.045 V 2.027 2.048 2.069 1 Output sink current –1 mA Load capacitance PSRR 4 100 Power supply rejection ratio –65 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 V mA pF dB TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 electrical characteristics over recommended operating conditions (unless otherwise noted) (Continued) reference pin configured as input (REF) PARAMETER VI RI Input voltage CI Input capacitance TEST CONDITIONS MIN TYP 0 VDD–1.5 Input resistance Reference input bandwidth 0 2 Vpp + 1.024 1 024 V dc REF = 0.2 Reference feedthrough REF = 1 Vpp at 1 kHz + 1.024 V dc (see Note 10) MAX UNIT V 10 MΩ 5 pF Fast 1.3 MHz Slow 525 kHz – 80 dB NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000. digital inputs PARAMETER IIH IIL High-level digital input current Ci Input capacitance TEST CONDITIONS VI = VDD VI = 0 V Low-level digital input current MIN TYP MAX 1 UNIT µA µA –1 8 pF analog output dynamic performance PARAMETER TEST CONDITIONS CL = 100 pF,, TYP MAX Fast MIN 1 3 Slow 3.5 7 Fast 0.5 1.5 Slow 1 2 Fast 8 Slow 1.5 ts(FS) (FS) Output settling time, time full scale RL = 10 kΩ,, See Note 11 ts(CC) (CC) Output settling time time, code to code RL = 10 kΩ,, See Note 12 CL = 100 pF,, SR Slew rate RL = 10 kΩ,, See Note 13 CL = 100 pF,, Glitch energy DIN = 0 to 1, CS = VDD fCLK = 100 kHz, Signal-to-noise ratio 53 57 S/(N+D) Signal-to-noise + distortion 48 47 THD Total harmonic distortion fs = 480 kSPS,, fout = 1 kHz,, RL = 10 kΩ, CL = 100 pF Spurious free dynamic range –50 50 µs µs V/µs 5 SNR UNIT nV–S –48 dB 62 NOTES: 11. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDFand 0xFDF to 0x020 respectively. Not tested, assured by design. 12. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design. 13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 digital input timing requirements MIN tsu(CS–FS) tsu(FS-CK) NOM MAX UNIT 10 ns 8 ns 10 ns Setup time, 16th positive SCLK edge (first positive after D0 is sampled) before CS rising edge. If FS is used instead of 16th positive edge to update DAC, then setup time between FS rising edge and CS rising edge. 10 ns twH twL SCLK pulse duration high 25 ns SCLK pulse duration low 25 ns tsu(D) tH(D) Setup time, data ready before SCLK falling edge 8 ns twH(FS) FS pulse duration high tsu(C16-FS) tsu(C16-CS) Setup time, CS low before FS falling edge Setup time, FS low before first negative SCLK edge Setup time, 16th negative SCLK edge after FS low on which bit D0 is sampled before rising edge of FS Hold time, data held valid after SCLK falling edge 5 ns 25 ns 16 X PARAMETER MEASUREMENT INFORMATION twL X SCLK 1 2 tsu(D) X DIN twH 3 4 5 15 th(D) D15 D14 D13 D12 D1 D0 X tsu(C16-CS) tsu(CS-FS) CS twH(FS) tsu(FS-CK) tsu(C16-FS) FS Figure 1. Timing Diagram 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 TYPICAL CHARACTERISTICS OUTPUT VOLTAGE vs LOAD CURRENT OUTPUT VOLTAGE vs LOAD CURRENT 2.071 4.135 VDD = 3 V, REF = Int. 1 V, Input Code = 255 VDD = 5 V, REF = Int. 2 V, Input Code = 255 2.0705 4.134 2.0695 Output Voltage – V Output Voltage – V 2.07 Fast 2.0698 Slow 2.0685 2.068 2.0675 2.067 Fast 4.133 Slow 4.132 4.131 4.13 2.0665 2.066 0 0.5 1 1.5 2 2.5 3 3.5 4.129 4 0 0.5 1 Source Current – mA Figure 2 2 2.5 3 3.5 4 Figure 3 OUTPUT VOLTAGE vs LOAD CURRENT OUTPUT VOLTAGE vs LOAD CURRENT 3 5 VDD = 3 V, REF = Int. 1 V, Input Code = 0 VDD = 5 V, REF = Int. 2 V, Input Code = 0 4.5 2.5 4 2 Output Voltage – V Output Voltage – V 1.5 Source Current – mA Fast 1.5 1 3.5 3 Fast 2.5 2 1.5 1 0.5 0.5 Slow 0 Slow 0 0 0.5 1 1.5 2 2.5 3 3.5 4 0 0.5 Sink Current – mA 1 1.5 2 2.5 3 3.5 4 Sink Current – mA Figure 4 Figure 5 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 TYPICAL CHARACTERISTICS SUPPLY CURRENT vs TEMPERATURE SUPPLY CURRENT vs TEMPERATURE 3 3 VDD = 5 V, REF = 2 V, Input Code = 255 VDD = 3 V, REF = 1 V, Input Code = 255 2.5 2.5 Supply Current – mA Supply Current – mA Fast Mode 2 Slow Mode 1.5 1 Fast Mode 2 1.5 Slow Mode 1 0.5 –40 –30 –20 –10 0 10 20 30 40 50 60 70 80 90 t – Temperature – °C 0.5 –40–30–20 –10 0 10 20 30 40 50 60 70 80 90 t – Temperature – °C Figure 6 Figure 7 POWER DOWN SUPPLY CURRENT vs TIME I DD – Power Down Supply Current – mA 2 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 0 10 20 50 30 40 t – Time – µs 60 70 80 THD+N – Total Harmonic Distortion and Noise – dB TOTAL HARMONIC DISTORTION AND NOISE vs FREQUENCY 0 –10 VDD = 5 V Vref = 1 V dc + 1 V p/p Sinewave Output Full Scale –20 –30 –40 –50 –60 Slow Mode –70 –90 –100 100 1000 10000 f – Frequency – Hz Figure 8 8 Fast Mode –80 Figure 9 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 100000 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 TYPICAL CHARACTERISTICS TOTAL HARMONIC DISTORTION vs FREQUENCY THD – Total Harmonic Distortion – dB 0 VDD = 5 V Vref = 1 V dc + 1 V p/p Sinewave Output Full Scale –10 –20 –30 –40 –50 –60 –70 Slow Mode –80 Fast Mode –90 –100 100 1000 10000 100000 f – Frequency – Hz Figure 10 DNL – Differential Nonlinearity – LSB DIFFERENTIAL NONLINEARITY vs DIGITAL OUTPUT CODE 1.0 0.5 0.0 –0.5 –1.0 0 32 64 96 128 160 192 224 256 Digital Output Code Figure 11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 TYPICAL CHARACTERISTICS INL – Integral Nonlinearity – LSB INTEGRAL NONLINEARITY vs DIGITAL OUTPUT CODE 3.0 2.0 1.0 0.0 –1.0 –2.0 –3.0 0 32 64 96 128 160 192 224 256 Digital Output Code Figure 12 APPLICATION INFORMATION general function The TLV5624 is an 8-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer. The output voltage (full scale determined by reference) is given by: 2 REF CODE [V] 0x1000 Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFF0. Bits 3 to 0 must be set to 0. A power on reset initially puts the internal latches to a defined state (all bits zero). serial interface The device has to be enabled with CS set to low. A falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on high-low transitions of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch, which updates the voltage output to the new level. The serial interface of the TLV5624 can be used in two basic modes: D D Four wire (with chip select) Three wire (without chip select) Using chip select (four-wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). Figure 13 shows an example with two TLV5624s connected directly to a TMS320 DSP. 10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 APPLICATION INFORMATION serial interface (continued) TLV5624 CS TMS320 DSP FS TLV5624 DIN SCLK CS FS DIN SCLK XF0 XF1 FSX DX CLKX Figure 13. TMS320 Interface If there is no need to have more than one device on the serial bus, then CS can be tied low. Figure 14 shows an example of how to connect the TLV5624 to TMS320, SPI or Microwire using only three pins. TMS320 DSP FSX DX CLKX TLV5624 FS DIN SCLK SPI I/O MOSI SCK CS TLV5624 FS DIN SCLK CS Microwire I/O SO SK TLV5624 FS DIN SCLK CS Figure 14. Three-Wire Interface Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must be performed to program the TLV5624. After the write operation(s), the DAC output is updated automatically on the 16th positive clock edge. serial clock frequency and update rate The maximum serial clock frequency is given by: f sclkmax +t )t 1 whmin wlmin + 20 MHz The maximum update rate is: f updatemax + 16 ǒt 1 whmin )t Ǔ+ 1.25 MHz wlmin Note that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5624 has to be considered, too. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 APPLICATION INFORMATION data format The 16-bit data word for the TLV5624 consists of two parts: D D Program bits (D15..D12) New data (D11..D0) D15 D14 D13 D12 R1 SPD PWR R0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 12 Data bits SPD: Speed control bit PWR: Power control bit 1 → fast mode 1 → power down 0 → slow mode 0 → normal operation The following table lists the possible combination of the register select bits: register select bits R1 R0 REGISTER 0 0 Write data to DAC 0 1 Reserved 1 0 Reserved 1 1 Write data to control register The meaning of the 12 data bits depends on the selected register. For the DAC register, bits D11...D4 determine the new DAC output value: data bits: DAC D11 D10 D9 D8 D7 D6 D5 D4 New DAC Value D3 D2 D1 D0 0 0 0 0 If the control register is selected, then D1, D0 of the 12 data bits are used to program the reference voltage: data bits: CONTROL D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 X X X X X X X X X X REF1 REF2 X: don’t care REF1 and REF0 determine the reference source and, if internal reference is selected, the reference voltage. reference bits REF1 REF0 REFERENCE 0 0 External 0 1 1.024 V 1 0 2.048 V 1 1 External CAUTION: If external reference voltage is applied to the REF pin, external reference MUST be selected. 12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 APPLICATION INFORMATION Example: D Set DAC output, select fast mode, select internal reference at 2.048 V: 1. Set reference voltage to 2.048 V (CONTROL register): D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 2. Write new DAC value and update DAC output: D15 D14 D13 D12 0 1 0 0 D11 D10 D9 D8 D7 New DAC output value The DAC output is updated on the rising clock edge after D0 is sampled. To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again. linearity, offset, and gain error using single ended supplies When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage. The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V. The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 15. Output Voltage 0V DAC Code Negative Offset Figure 15. Effect of Negative Offset (Single Supply) This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail. For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 APPLICATION INFORMATION power-supply bypassing and ground management Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analog ground plane, making sure that analog ground currents are well managed and there are negligible voltage drops across the ground plane. A 0.1-µF ceramic-capacitor bypass should be connected between VDD and AGND and mounted with short leads as close as possible to the device. Use of ferrite beads may further isolate the system analog supply from the digital power supply. Figure 16 shows the ground plane layout and bypassing technique. Analog Ground Plane 1 8 2 7 3 6 4 5 0.1 µF Figure 16. Power-Supply Bypassing definitions of specifications and terminology integral nonlinearity (INL) The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors. differential nonlinearity (DNL) The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code. zero-scale error (EZS) Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0. gain error (EG) Gain error is the error in slope of the DAC transfer function. total harmonic distortion (THD) THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels. signal-to-noise ratio + distortion (S/N+D) S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels. spurious free dynamic range (SFDR) Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels. 14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 MECHANICAL DATA D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 14 PINS SHOWN 0.050 (1,27) 0.020 (0,51) 0.014 (0,35) 14 0.010 (0,25) M 8 0.008 (0,20) NOM 0.244 (6,20) 0.228 (5,80) 0.157 (4,00) 0.150 (3,81) Gage Plane 0.010 (0,25) 1 7 0°– 8° A 0.044 (1,12) 0.016 (0,40) Seating Plane 0.069 (1,75) MAX 0.010 (0,25) 0.004 (0,10) PINS ** 0.004 (0,10) 8 14 16 A MAX 0.197 (5,00) 0.344 (8,75) 0.394 (10,00) A MIN 0.189 (4,80) 0.337 (8,55) 0.386 (9,80) DIM 4040047 / D 10/96 NOTES: A. B. C. D. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15). Falls within JEDEC MS-012 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 15 TLV5624 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN SLAS235 – JULY 1999 MECHANICAL DATA DGK (R-PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE 0,38 0,25 0,65 8 0,25 M 5 0,15 NOM 3,05 2,95 4,98 4,78 Gage Plane 0,25 1 0°– 6° 4 3,05 2,95 0,69 0,41 Seating Plane 1,07 MAX 0,15 0,05 0,10 4073329/B 04/98 NOTES: A. B. C. D. 16 All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion. Falls within JEDEC MO-187 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1999, Texas Instruments Incorporated