UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 8-PIN QUASI-RESONANT FLYBACK GREEN MODE CONTROLLER FEATURES APPLICATIONS • • • • • • • • • • • Green Mode Controller With Advanced Energy Saving Features Quasi-Resonant Mode Operation for Reduced EMI and Low Switching Losses (Low Voltage Switching) Low Standby Current for System No-Load Power Consumption to 150 mW Low Startup Current: 25 µA Maximum Programmable Overvoltage Protection, Line and Load Internal Overtemperature Protection: Prevents Restart Until Temperature Fault Cleared Current Limit Protection – Cycle-by-Cycle Power Limit – Overcurrent Hiccup Restart Mode 1-A Sink TrueDrive™, -0.75-A Source Gate Drive Output Programmable Soft-Start Greenmode STATUS pin (PFC Disable Function) • • Bias Supplies for LCD-Monitors, LCD-TV, PDP-TV, and Set Top Boxes AC/DC Adapters and Offline Battery Chargers Energy Efficient Power Supplies up to 200 W DESCRIPTION The UCC28600 is a PWM controller with advanced energy features to meet stringent world-wide energy efficiency requirements. UCC28600 integrates built-in advanced energy saving features with high level protection features to provide cost effective solutions for energy efficient power supplies. UCC28600 incorporates frequency fold back and burst mode operation to reduce the operation frequency at light load and no load operations. UCC28600 is offered in the 8-pin SOIC (D) package. Operating temperature range is -40°C to 105°C. TYPICAL APPLICATION Primary CBULK RSU NP Secondary NS RDD NB QST RST2 RST1 CDD ROVP1 18 V CSS UCC28600 1 SS STATUS 8 UCC28051 1 VO_SNS VCC 8 2 FB OVP 7 2 COMP 3 CS VDD 6 4 GND OUT 5 DRV 7 3 MULTIN GND 6 4 CS Feedback ROVP2 M1 ZCD 5 CBP RPL RCS TL431 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TrueDrive is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2005–2006, Texas Instruments Incorporated UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range unless otherwise noted (1) UCC28600 VDD Supply voltage range IDD Supply current IOUT(sink) Output sink current (peak) 1.2 IOUT(source) Output source current (peak) -0.8 Analog inputs IDD < 20 mA FB, CS, SS V 20 mA A -0.3 to 6.0 VOVP V -1.0 to 6.0 IOVP(source) VSTATUS -1.0 mA 30 V 650 mW VDD = 0 V to 30 V Power dissipation SOIC-8 package, TA = 25°C TJ Operating junction temperature range –55 to 150 Tstg Storage temperature –65 to 150 TLEAD Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds (1) UNIT 32 °C 300 Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the databook for thermal limitations and considerations of packages. RECOMMENDED OPERATING CONDITIONS MIN VDD Input voltage IOUT Output sink current TJ Operating junction temperature NOM MAX UNIT 21 V 150 °C 0 A -55 ELECTROSTATIC DISCHARGE (ESD) PROTECTION MIN 2 MAX Human body model 2000 CDM 1500 Submit Documentation Feedback UNIT V UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 ELECTRICAL CHARACTERISTICS VDD = 15 V, 0.1-µF capacitor from VDD to GND, 3.3-nF capacitor from SS to GND charged over 3.5 V, 500-Ω resistor from OVP to -0.1 V, FB = 4.8 V, STATUS = not connected, 1-nF capacitor from OUT to GND, CS = GND, TA = TJ = -40°C to 105°C, (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Overall ISTARTUP Startup current VDD = VUVLO -0.3 V 12 25 ISTANDBY Standby current VFB = 0 V 350 550 IDD Operating current Not switching 2.5 3.5 130 kHz, QR mode 5.0 7.0 21 26 32 VDD clamp FB = GND, IDD = 10 mA µA mA V Undervoltage Lockout VDD(uvlo) Startup threshold 10.3 13.0 15.3 Stop threshold 6.3 8 9.3 Hysteresis 4.0 5.0 6.0 V PWM (Ramp) (1) DMIN Minimum duty cycle VSS = GND, VFB = 2 V DMAX Maximum duty cycle QR mode, fS = max, (open loop) 0% 99% Oscillator (OSC) fQR(max) Maximum QR frequency 117 130 143 fQR(min) Minimum QR and FFM frequency VFB = 1.3 V 32 40 48 fSS Soft start frequency VSS = 2.0 V 32 40 48 dTS/dFB VCO gain TS for 1.6 V < VFB < 1.8 V -38 -30 -22 µs/V 12 20 28 kΩ kHz Feedback (FB) Feedback pullup resistor FB, no load QR mode 3.30 4.87 6.00 Green mode ON threshold VFB threshold 0.3 0.5 0.7 Green mode OFF threshold VFB threshold 1.2 1.4 1.6 Green mode hysteresis VFB threshold 0.7 0.9 1.1 FB threshold burst-ON VFB during Green mode 0.3 0.5 0.7 FB threshold burst-OFF VFB during Green mode 0.5 0.7 0.9 Burst Hysteresis VFB during Green mode 0.13 0.25 0.42 STATUS RDS(on) VSTATUS = 1 V 1.0 2.4 3.8 kΩ STATUS leakage/off current VFB = 0.44 V, VSTATUS = 15 V 2.0 µA V Status (1) -0.1 RSCT and CCST are not connected in the circuit for maximum and minimum duty cycle tests, current sense tests and power limit tests. Submit Documentation Feedback 3 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 ELECTRICAL CHARACTERISTICS (continued) VDD = 15 V, 0.1-µF capacitor from VDD to GND, 3.3-nF capacitor from SS to GND charged over 3.5 V, 500-Ω resistor from OVP to -0.1 V, FB = 4.8 V, STATUS = not connected, 1-nF capacitor from OUT to GND, CS = GND, TA = TJ = -40°C to 105°C, (unless otherwise noted) PARAMETER Current Sense ACS(FB) TEST CONDITIONS MIN TYP MAX UNIT (CS) (2) Gain, FB = ∆VFB / ∆VCS QR mode Shutdown threshold VFB = 2.4 V, VSS = 0 V 1.13 1.25 1.38 CS to output delay time (power limit) CS = 1.0 VPULSE 100 175 300 CS to output delay time (over current fault) CS = 1.45 VPULSE 50 100 150 CS discharge impedance CS = 0.1 V, VSS = 0 V 25 115 250 Ω CS offset SS mode, VSS≤ 2.0 V, via FB 0.35 0.40 0.45 V CS current OVP = -300 µA -165 -150 -135 µA CS working range QR mode, peak CS voltage 0.70 0.81 0.92 PL threshold Peak CS voltage + CS offset 1.05 1.20 1.37 -4.5 µA 2.5 V/V V ns Power Limit (PL) (2) V Soft Start (SS) ISS(chg) Softstart charge current VSS = GND -8.3 -6.0 ISS(dis) Softstart discharge current VSS = 0.5 V 2.0 5.0 10 mA VSS Switching ON threshold Output switching start 0.8 1.0 1.2 V -450 -370 µA -25 mV V Overvoltage Protection (OVP) OVP(line) OVP(load) Line overvoltage protection IOVP threshold, OUT = HI -512 OVP voltage at OUT = HIGH VFB = 4.8 V, VSS = 5.0 V, IOVP, = -300 µA -125 Load overvoltage protection VOVP threshold, OUT = LO 3.37 3.75 4.13 130 140 150 Thermal Protection (TSD) Thermal shutdown (TSP) temperature (3) Thermal shutdown hysteresis 15 °C OUT tRISE Rise time tFALL Fall time (2) (3) 4 10% to 90% of 13 V typical out clamp 50 75 10 20 ns RSCT and CCST are not connected in the circuit for maximum and minimum duty cycle tests, current sense tests and power limit tests. Ensured by design. Not production tested. Submit Documentation Feedback UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 OPEN LOOP TEST CIRCUIT RCST + 5V 37.4 kΩ See Note CCST 560 pF See Note VFB UCC28600 1 SS STATUS 8 STATUS CSS 3.3 nF ROVP 500 Ω 2 FB OVP 7 3 CS VDD 6 4 GND OUT 5 IOVP CFB 47 pF VCS ICS VDD IDD VOUT ROUT 10 Ω GND CDD 100 nF CBIAS 1 µF VOVP COUT 1.0 nF NOTE: RCST and CCST are not connected for maximum and minimum duty cycle tests, current sense tests and power limit tests. BLOCK DIAGRAM/TYPICAL APPLICATION CBULK RSU RDD From Auxiliary Winding ROVP1 CDD ROVP2 OVP VDD 6 7 UCC28600 REF On−Chip Thermal Shutdown STATUS 8 SS + UVLO 5.0 VREF 13/8V Fault Logic REF_OK UVLO OVR_T STATUS SS_DIS SS_OVR LOAD_OVP LINE_OVP CS BURST RUN QR Detect LOAD_OVP OUT LINE_OVP CS BURST QR_DONE Oscillator 1 SS_OVR OSC_CL CSS 26V REF RUN QR_DONE 13V D Q SET CLK + OSC_CL FB FB_CLAMP PL 1.2V REF Modulation Comparison 20K 3 RPL RCS + 1.5R R 400 mV 4 GND + 2 OUT CS GAIN = 1/2.5 FB 5 CLR Q Green Mode Feedback VDD Submit Documentation Feedback 5 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 ORDERING INFORMATION TA PACKAGES -40°C to 105°C (1) SOIC (D) (1) PART NUMBER UCC28600D SOIC (D) package is available taped and reeled by adding “R” to the above part numbers. Reeled quantities for UCC28600DR is 2,500 devices per reel. DEVICE INFORMATION UCC28600 D PACKAGE (TOP VIEW) SS FB CS GND 1 8 2 7 3 6 4 5 STATUS OVP VDD OUT TERMINAL FUNCTIONS TERMINAL NAME CS 6 NO. 3 I/O DESCRIPTION I Current sense input. Also programs power limit, and used to control modulation and activate overcurrent protection. The CS voltage input originates across a current sense resistor and ground. Power limit is programmed with an effective series resistance between this pin and the current sense resistor. FB 2 I Feedback input or control input from the optocoupler to the PWM comparator used to control the peak current in the power MOSFET. An internal 20-kΩ resistor is between this pin and the internal 5-V regulated voltage. Connect the collector of the photo-transistor of the feedback optocoupler directly to this pin; connect the emitter of the photo-transistor to GND. The voltage of this pin controls the mode of operation in one of the three modes: quasi resonant (QR), frequency foldback mode (FFM) and green mode (GM). GND 4 - Ground for internal circuitry. Connect a ceramic 0.1-µF bypass capacitor between VDD and GND, with the capacitor as close to these two pins as possible. OUT 5 O 1-A sink (TrueDrive™ ) and 0.75-A source gate drive output. This output drives the power MOSFET and switches between GND and the lower of VDD or the 13-V internal output clamp. OVP 7 I Over voltage protection (OVP) input senses line-OVP, load-OVP and the resonant trough for QR turn-on. Detect line, load and resonant conditions using the primary bias winding of the transformer, adjust sensitivity with resistors connected to this pin. SS 1 I Soft-start programming pin. Program the soft-start rate with a capacitor to ground; the rate is determined by the capacitance and the internal soft-start charge current. All faults discharge the SS pin to GND through an internal MOSFET with an RDS(on) of approximately 100 Ω. The internal modulator comparator reacts to the lowest of the SS voltage, the internal FB voltage and the peak current limit. Typically, TSS = 1.5 ms for CSS = 3.3 nF. STATUS 8 O ACTIVE HIGH open drain signal that indicates the device has entered standby mode. This pin can be used to disable the PFC control circuit (high impedance = green mode). STATUS pin is high during UVLO, (VDD < startup threshold), and softstart, (SS < FB). VDD 6 I Provides power to the device. Use a ceramic 0.1-µF by-pass capacitor for high-frequency filtering of the VDD pin, as described in the GND pin description. Operating energy is usually delivered from auxiliary winding. To prevent hiccup operation during start-up, a larger energy storage cap is also needed between VDD and GND. Submit Documentation Feedback UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 TERMINAL COMPONENTS TERMINAL NAME NO. I/O DESCRIPTION (1) (2) (3) R CS + R PL + CS 3 ǒVPL * VCS(os)ǓǒI CS(2) * I CS(1)Ǔ I CS(2)I P(1) * I CS(1)I P(2) ǒVPL * VCS(os)ǓǒI P(2) * I P(1)Ǔ I CS(1)I P(2) * I CS(2)I P(1) I where: • IP1 is the peak primary current at low line, full load • IP2 is the peak primary current at high line, full load • ICS1 is the power limit current that is sourced at the CS pin at low-line voltage • ICS2 is the power limit current that is sourced at the CS pin at high-line voltage • VPL is the Power Limit (PL) threshold • VCS(os) is the CS offset voltage FB 2 I Opto-isolator collector GND OUT 4 - Bypass capacitor to VDD, CBP = 0.1 µF 5 O Power MOSFET gate R OVP1 + OVP (1) (2) (3) 7 I ǒ Ǔ NB 1 V I OVP(lineth) N P BULK(ov) ȡ ȣ V OVP(load th) ȧ R OVP2 + ROVP1ȧ ȧNB ǒ ȧ VOUT(ov) ) V FǓ * V OVP(load th) N ȢS Ȥ where: • IOVP(line th) is OVPline current threshold • VBULK(ov) is the allowed input over- voltage level • VOVP(load_th) is OVPload • VOUT(ov) is the allowed output over-voltage level • VF is the forward voltage of the secondary rectifier • NB is the number of turns on the bias winding • NS is the number of turns on the secondary windings • NP is the number of turns on the primary windings Refer to Figure 1 for all reference designators in the Terminal Components Table. Refer to the Electrical Characteristics Table for constant parameters. Refer to the UCC28600 Design Calculator (TI Literature Number SLVC104) or laboratory measurements for currents, voltages and times in the operational circuit. Submit Documentation Feedback 7 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 TERMINAL COMPONENTS (continued) TERMINAL NAME NO. I/O DESCRIPTION (1) (2) (3) t SS(min)(due power limit) C SS u I SS ACS(FB) ǒVPL * V CS(os)Ǔ where tSS(min) is the greater of: SS 1 I 2 ȱ* R ȡ ǒ VOUT * DVOUT(step)Ǔ ȣȳ C OUT(ss) OUT t SS(min) +ȧ ȏnȧ1 * ȧȧ 2 R OUT(ss)PLIM Ȣ Ȥȴ Ȳ or 2 COUTV OUT ȳ ȱ t SS(min) +ȧ Ȳ 2 PLIM ȧ ȴ • • • • • ROUT(ss) is the effective load impedance during soft-start ∆ VOUT(step) is the allowed change in VOUT due to a load step PLIM is the programmed power limit level, in W ACS(FB) is the current sense gain. VCS(os) is the CS offset voltage R ST2 + VBE(off) I STATUS(leakage) RST2 R ST1 + STATUS 8 O ƪ VDD(uvlo*on) * VBE(sat) * R DS(on) ǒǒ Ǔ I CC b sat ǒ Ǔƫ I CC b sat * RDS(on)V BE(sat) Ǔ RST2 ) VBE(sat) where: • βSAT is the gain of transistor QST in saturation • VBE(sat) is the base-emitter voltage of transistor QST in saturation • VDD(uvlo-on) is the startup threshold • ICC is the collector current of QST • ISTATUS(leakage) is the maximum leakage/off current of the STATUS pin • VBE(off) is the maximum allowable voltage across the base emitter junction that will not turn QST on • RDS(on) is the RDS(on) of STATUS 8 Submit Documentation Feedback UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 TERMINAL COMPONENTS (continued) TERMINAL NAME NO. I/O DESCRIPTION (1) (2) (3) CDD is the greater of: C DD + ƪǒ I DD ) CISSV OUT(hi)f QR(max) Ǔ DVTBURST ƫ ƪǒ I DD ) CISSV OUT(hi)f QR(max) Ǔ DV t SS ƫ DD(burst) or C DD + DD(uvlo) ȡǒVDS1(os) f QR(max) ǸLLEAKAGEǒCD ) CSNUBǓȣ NB p ǒ Ǔ ǒ Ǔ R DD + ȧ 4 NP ȧ I DD ) CISS V OUT(hi) f QR(max) Ȣ Ȥ VDD 6 I R SU + VBULK(min) I STARTUP where: • IDD is the operating current of the UCC28600 • CISS is the input capacitance of MOSFET M1 • VOUT(hi) is VOH of the OUT pin, either 13 V (typ) VOUT clamp or as measured • fQR(max) is fS at high line, maximum load • TBURST is the measured burst mode period • ∆VDD(burst) is the UVLO-allowed VDD ripple during burst mode • ∆VDD(uvlo) is the UVLO hysteresis, equal to VDD or 13 V whichever is less • VDS1(os) is the amount of drain-source overshoot voltage • LLEAKAGE is the leakage inductance of the primary winding • CD is the total drain node capacitance of MOSFET M1 • ISTARTUP is IDD start-up current of the UCC28600 • CSNUB is the snubber capacitor value Submit Documentation Feedback 9 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 PFC OUTPUT or BRIDGE RECTIFIER + PRIMARY RSNUB RSU CBULK VBULK CSNUB NP SECONDARY NS COUT − RDD CDD PFC CONTROLLER BIAS (if used) Q ROVP1 NB ST RST2 RST1 ICC 1 CSS SS STATUS 8 UCC28600 FEEDBACK 2 FB OVP 7 3 CS VDD 6 4 GND OUT 5 ROVP2 M1 TL431 CBP 100 nF RPL RCS Figure 1. Pin Termination Schematic 10 Submit Documentation Feedback ROUT + VOUT − UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 APPLICATION INFORMATION Functional Description The UCC28600 is a multi-mode controller, as illustrated in Figure 3 and Figure 4. The mode of operation depends upon line and load conditions. Under all modes of operation, the UCC28600 terminates the OUT = HI signal based on the switch current. Thus, the UCC28600 always operates in current mode control so that the power MOSFET current is always limited. Under normal operating conditions, the FB pin commands the operating mode of the UCC28600 at the voltage thresholds shown in Figure 2. Soft-start and fault responses are the exception. Soft-start mode hard-switch controls the converter at 40 kHz. The soft-start mode is latched-OFF when VFB becomes less than VSS for the first time after UVLOON. The soft-start state cannot be recovered until after passing UVLOOFF, and then, UVLOON. At normal rated operating loads (from 100% to approximately 30% full rated power) the UCC28600 controls the converter in quasi-resonant mode (QRM) or discontinuous conduction mode (DCM), where DCM operation is at the clamped maximum switching frequency (130 kHz). For loads that are between approximately 30% and 10% full rated power, the converter operates in frequency foldback mode (FFM), where the peak switch current is constant and the output voltage is regulated by modulating the switching frequency. Effectively, operation in FFM results in the application of constant volt-seconds to the flyback transformer each switching cycle. Voltage regulation in FFM is achieved by varying the switching frequency in the range from 130 kHz to 40 kHz. For extremely light loads (below approximately 10% full rated power), the converter is controlled using bursts of 40-kHz pulses. Keep in mind that the aforementioned boundaries of steady-state operation are approximate because they are subject to converter design parameters. Internal Reference VFB Control Range Limit 40 kHz 3 fS 3 130 kHz Green Mode = OFF, Burst = OFF Green Mode = ON, Burst = ON Refer to the typical applications block diagram for the electrical connections to implement the features. FFM QR Mode or DCM Mode Green Mode Green Mode Hysteresis Burst Hysteresis 5.0V 3.0V 2.0V 1.4V 0.7V 0.5V 0V VFB Figure 2. Mode Control with FB Pin Voltage Submit Documentation Feedback 11 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 START N RUN = Logic Low STATUS = Hi Z N Continuous Fault Monitor Vcc < 8V? REF < 4V? Y OVP = Logic High? OT = Logic High? RUN = Logic High OC = Logic High STATUS = Hi Z Vcc > 13V? Y Soft Start RUN = Logic Low Monitor VFB 1.4 V < VFB < 2.0 V VFB < 0.4 V Fixed V/s 40kHz STATUS = 0V (In Run−Mode) STATUS = 0V (In Run−Mode) VFB < 0.5 V Fixed V/s Freq. Foldback (Light Load) Quasi−Resonant Mode or DCM (Normal Load) N Y Zero Pulses STATUS = Hi Z (In Green−Mode) Fixed V/s 40kHz Burst STATUS = 0V (In Run−Mode) N Y Y VFB > 1.4 V N VFB > 0.7 V Figure 3. Control Flow Chart 12 VFB > 2.0 V Submit Documentation Feedback UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 SS Mode (Fixed fSW ) DCM (maximum fs) (VS) QR Mode (Valley Switching, VS) Switching Frequency fsw FFM, (VS) fMAX = Oscillator Frequency (130 kHz) Green Mode This mode applies bursts of 40kHz soft−start pulses to the power MOSFET gate. The average fsw is shown in this operating mode. fGRMODE_MX (40 kHz) fSS (40 kHz) fQR_MIN Internally Limited to 40 kHz t VFB Feedback Voltage Hysteretic Transition into Green Mode Burst Hysteresis Power Supply Output Voltage t VOUT Status, pulled up to VDD t VSTATUS Green Mode, PFC bias OFF Peak MOSFET Current t Load shown is slightly less than overcurrent threshold Load Power IC Off Softstart Regular Operation POUT Fixed Frequency Frequency Foldback Green Mode t POUT, (max) t Figure 4. Operation Mode Switching Frequencies Submit Documentation Feedback 13 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 Details of the functional boxes in the Block Diagram/Typical Application drawing are shown in Figure 5, Figure 6, Figure 7 and Figure 8. These figures conceptualize how the UCC28600 executes the command of the FB voltage to have the responses that are shown in Figure 2, Figure 3 and Figure 4. The details of the functional boxes also conceptualize the various fault detections and responses that are included in the UCC28600. During all modes of operation, this controller operates in current mode control. This allows the UCC28600 to monitor the FB voltage to determine and respond to the varying load levels such as heavy, light or ultra-light. Quasi-resonant mode and DCM occurs for feedback voltages VFB between 2.0 V and 4.0 V, respectively. In turn, the CS voltage is commanded to be between 0.4 V and 0.8 V. A cycle-by-cycle power limit imposes a fixed 0.8-V limit on the CS voltage. An overcurrent shutdown threshold in the fault logic gives added protection against shorted winding faults, shown in Figure 8. The power limit feature in the QR DETECT circuit of Figure 7 adds an offset to the CS signal that is proportional to the line voltage. The power limit feature is programmed with RPL, as shown in the typical applications diagram. REF Oscillator + OSC Peak Comparator 4.0V SS_OVR S Q R Q QR_DONE + OSC_CL 0.1V CLK 130 kHz OSC Clamp Comparator + OSC Valley Comparator RUN Figure 5. Oscillator Details Mode Clamps 1.4 V OSC_CL + 450 kΩ + 100 kΩ FB 2.0 V 450 kΩ 100 kΩ + Figure 6. Mode Clamp Details 14 Submit Documentation Feedback FB_CL UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 Auxiliary Winding RSU ROVP1 NP NS NB ROVP2 VDD OVP 7 UCC28600 QR Detect 0.1 V + RCS Slope + OUT (From Driver) QR_DONE (Oscillator) −0.1 V 0.1 V + + REF (5 V) ILINE REF (5 V) Power Limit Offset ILINE 2 Burst (from FAULT logic) 1 + LOAD_OVP (Fault Logic) + LINE_OVP (Fault Logic) RPL 3.75 V ILINE 1 kΩ 0.45 V 0 CS CS 3 Figure 7. QR Detect Details Submit Documentation Feedback 15 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 UCC28600 Fault Logic REF UVLO REF_OK SET D Q Thermal Shutdown Q CLR OVR_T RUN LINE_OVP REF (5 V) (QR Detect) SS/DIS LOAD_OVP (QR Detect) Over−Current 20 kΩ Shutdown + 0.5 V/0.7 V FB 1.25 V + Burst S Q R Q Power−Up Reset BURST 8 STATUS 7 0.5 V/1.4 V FB + SS_OVR CS 3 CS Figure 8. Fault Logic Details Quasi-Resonant / DCM Control Quasi-resonant (QR) and DCM operation occur for feedback voltages VFB between 2.0 V and 4.0 V. In turn, the peak CS voltage is commanded to be between 0.4 V and 0.8 V. During this control mode, the rising edge of OUT always occurs at the valley of the resonant ring after demagnetization. Resonant valley switching is an integral part of QR operation. Resonant valley switching is also imposed if the system operates at the maximum switching frequency clamp. In other words, the frequency varies in DCM operation in order to have the switching event occur on the first resonant valley that occurs after a 7.7-µs (130-kHz) interval. Notice that the CS pin has an internal dependent current source, 1/2 ILINE. This current source is part of the cycle-by-cycle power limit function that is discussed in the Protection Features section. Frequency Foldback Mode Control Frequency foldback mode uses elements of the FAULT LOGIC, shown in Figure 8 and the mode clamp circuit, shown in Figure 6. At the minimum operating frequency, the internal oscillator sawtooth waveform has a peak of 4.0 V and a valley of 0.1 V. When the FB voltage is between 2.0 V and 1.4 V, the FB_CL signal in Figure 6 commands the oscillator in a voltage controlled oscillator (VCO) mode by clamping the peak oscillator voltage. The additional clamps in the OSCILLATOR restrict VCO operation between 40 kHz and 130 kHz. The FB_CL voltage is reflected to the modulator comparator effectively clamping the reflected CS command to 0.4 V. Green Mode Control Green mode uses element of the fault logic, shown in Figure 8 and the mode clamps circuit, shown in Figure 6. The OSC_CL signal clamps the Green mode operating frequency at 40 kHz. Thus, when the FB voltage is between 1.4 V and 0.5 V, the controller is commanding an excess of energy to be transferred to the load which in turn, drives the error higher and FB lower. When FB reaches 0.5 V, OUT pulses are terminated and do not resume until FB reaches 0.7 V. In this mode, the converter operates in hysteretic control with the OUT pulse terminated at a fixed CS voltage level of 0.4 V. The power limit offset is turned OFF during Green mode and it returns to ON when FB is above 1.4 V, as depicted in Figure 8. Green mode reduces the average switching frequency in order to minimize switching losses and increase the efficiency at light load conditions. 16 Submit Documentation Feedback UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 Fault Logic Advanced logic control coordinates the fault detections to provide proper power supply recovery. This provides the conditioning for the thermal protection. Line overvoltage protection (line OVP) and load OVP are implemented in this block. It prevents operation when the internal reference is below 4.5 V. If a fault is detected in the thermal shutdown, line OVP, load OVP, or REF, the UCC28600 undergoes a shutdown/retry cycle. Refer to the fault logic diagram in Figure 8 and the QR detect diagram in Figure 7 to program line OVP and load OVP. To program the load OVP, select the ROVP1– ROVP2 divider ratio to be 3.75 V at the desired output shut-down voltage. To program line OVP, select the impedance of the ROVP1– ROVP2 combination to draw 450 µA when the VOVP is 0.45 V during the ON-time of the power MOSFET at the highest allowable input voltage. Oscillator The oscillator, shown in Figure 5, is internally set and trimmed so it is clamped by the circuit in Figure 5 to a nominal 130-kHz maximum operating frequency. It also has a minimum frequency clamp of 40 kHz. If the FB voltage tries to drive operation to less than 40 kHz, the converter operates in green mode. Status The STATUS pin is an open drain output, as shown in Figure 8. The status output goes into the OFF-state when FB falls below 0.5 V and it returns to the ON-state (low impedance to GND) when FB rises above 1.4 V. This pin is used to control bias power for a PFC stage, as shown in Figure 9. Key elements for implementing this function include QST, RST1 and RST2, as shown in the figure. Resistors RST1 and RST2 are selected to saturate QST when it is desirable for the PFC to be operational. During green mode, the STATUS pin becomes a high impedance and RST1 causes QST to turn-OFF, thus saving bias power. If necessary, use a zener diode and a resistor (DZ1 and RCC) to maintain VCC in the safe operating range of the PFC controller. Primary CBULK To Zero Current Detection RCC RSU QST NP Secondary NS NB RST2 RST1 10 V DZ1 UCC28600 UCC28051 STATUS M2 8 Feedback VCC 8 M1 CCC 0.1 µF 2 FB VDD 6 RCS 4 GND TL431 GND 5 Figure 9. Using STATUS for PFC Shut-Down During Green Mode Submit Documentation Feedback 17 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 Operating Mode Programming Boundaries of the operating modes are programmed by the flyback transformer and the four components RPL, RCS, ROVP1 and ROVP2; shown in the Block Diagram/Application drawing. The transformer characteristics that predominantly affect the modes are the magnetizing inductance of the primary and the magnitude of the output voltage, reflected to the primary. To a lesser degree (yet significant), the boundaries are affected by the MOSFET output capacitance and transformer leakage inductance. The design procedure here is to select a magnetizing inductance and a reflected output voltage that operates at the DCM/CCM boundary at maximum load and maximum line. The actual inductance should be noticeably smaller to account for the ring between the magnetizing inductance and the total stray capacitance measured at the drain of the power MOSFET. This programs the QR/DCM boundary of operation. All other mode boundaries are preset with the thresholds in the oscillator and green mode blocks. The four components RPL, RCS, ROVP1 and ROVP2 must be programmed as a set due to the interactions of the functions. The use of the UCC28600 design calculator, TI Literature Number SLVC104, is highly reccomended in order to achieve the desired results with a careful balance between the transformer parameters and the programming resistors. Protection Features The UCC28600 has many protection features that are found only on larger, full featured controllers. Refer to the Block Diagram/Typical Application and Figures 1, 4, 5, 6 and 7 for detailed block descriptions that show how the features are integrated into the normal control functions. Overtemperature Overtemperature lockout typically occurs when the substrate temperature reaches 140°C. Retry is allowed if the substrate temperature reduces by the hysteresis value. Upon an overtemperature fault, CSS on softstart is discharged and STATUS is forced to a high impedance. 18 Submit Documentation Feedback UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 Cycle-by-Cycle Power Limit The cycle terminates when the CS voltage plus the power limit offset exceeds 0.8 V. In order to have power limited over the full line voltage range of the QR Flyback converter, the CS pin voltage must have a component that is proportional to the primary current plus a component that is proportional to the line voltage due to predictable switching frequency variations due to line voltage. At power limit, the CS pin voltage plus the internal CS offset is compared against a constant 1.2-V reference in the PWM comparator. Thus during cycle-by-cycle power limit, the peak CS voltage is typically 0.8 V. The current that is sourced from the OVP pin (ILINE) is reflected to a dependent current source of ½ ILINE, that is connected to the CS pin. The power limit function can be programmed by a resistor, RPL, that is between the CS pin and the current sense resistor. The current, ILINE, is proportional to line voltage by the transformer turns ratio NB/NP and resistor ROVP1. Current ILINE is programmed to set the line over voltage protection. Resistor RPL results in the addition of a voltage to the current sense signal that is proportional to the line voltage. The proper amount of additional voltage has the effect of limiting the power on a cycle-by-cycle basis. Note that RCS, RPL, ROVP1 and ROVP2 must be adjusted as a set due to the functional interactions. Current Limit When the primary current exceeds maximum current level which is indicated by a voltage of 1.25 V at the CS pin, the device initiates a shutdown. Retry occurs after a UVLOOFF/UVLOON cycle. Over-Voltage Protection Line and load over voltage protection is programmed with the transformer turn ratios, ROVP1 and ROVP2. The OVP pin has a 0-V voltage source that can only source current; OVP cannot sink current. Line over voltage protection occurs when the OVP pin is clamped at 0 V. When the bias winding is negative, during OUT = HI or portions of the resonant ring, the 0-V voltage source clamps OVP to 0 V and the current that is sourced from the OVP pin is mirrored to the Line_OVP comparator and the QR detection circuit. The Line_OVP comparator initiates a shutdown-retry sequence if OVP sources any more than 450 µA. Load-over voltage protection occurs when the OVP pin voltage is positive. When the bias winding is positive, during demagnetization or portions of the resonant ring, the OVP pin voltage is positive. If the OVP voltage is greater than 3.75 V, the device initiates a shutdown. Retry occurs after a UVLOOFF/UVLOON cycle. Undervoltage Lockout Protection is provided to guard against operation during unfavorable bias conditions. Undervoltage lockout (UVLO) always monitors VDD to prevent operation below the UVLO threshold. Submit Documentation Feedback 19 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 TYPICAL CHARACTERISTICS PL THRESHOLD vs TEMPERATURE SWITCHING FREQUENCY vs TEMPERATURE 142 fS − Switching Frequency − kHz 31 VDD − Clamp Voltage − V 29 27 25 137 132 127 122 23 117 21 −50 0 50 100 −50 150 0 50 100 150 TJ − Temperature − °C TJ − Temperature − °C Figure 10. Figure 11. PL THRESHOLD vs TEMPERATURE OVER VOLTAGE PROTECTION THRESHOLD vs TEMPERATURE IOVP − Over Voltage Protection Threshold − µA −372 PL Threshold, QR Mode, Peak CS Voltage − V 0.95 0.90 0.85 0.80 0.75 0.70 −392 −412 −432 −452 −472 −492 −512 −50 0 50 100 150 −50 TJ − Temperature − °C 50 TJ − Temperature − °C Figure 12. 20 0 Figure 13. Submit Documentation Feedback 100 150 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 PRACTICAL DESIGN NOTES Non-Ideal Current Sense Value Resistors RCS, RPL, ROVP1 and ROVP2 must be programmed as a set due to functional interactions in the converter. Often, the ideal value for RCS is not available because the selection range of current sense resistors is too coarse to meet the required power limit tolerances. This issue can be solved by using the next larger available value of RCS and use a resistive divider with a Thevenin resistance that is equal to the ideal RPL value in order to attenuate the CS signal to its ideal value, as shown in Figure 14. The equations for modifying the circuit are: RCS R PL1 + RPL RDCS ǒ Ǔ (2) • • RDCS = ideal, but non-standard, value of current sense resistor. RPL = previously calculated value of the power limit resistor. R PL1 R PL2 + RCS *1 RDCS ǒ Ǔ • (3) RCS = available, standard value current sense resistor. The board should be laid out to include RPL2 in order to fascillitate final optimization of the design based upon readily available components. From power From power MOSFET MOSFET R PL R PL1 To CS To CS R DCS R R PL2 (a) CS (b) Figure 14. Modifications to Fit a Standard Current Sense Resistor Value Submit Documentation Feedback 21 UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 PRACTICAL DESIGN NOTES (continued) Snubber Damping Resonance between the leakage inductance and the MOSFET drain capacitance can cause false load-OVP faults, in spite of the typical 2-µs delay in load-OVP detection. The bias winding is sensitive to the overshoot and ringing because it is well coupled to the primary winding. A technique to eliminate the problem is to use an R2CD snubber instead of an RCD snubber, shown in Figure 15. A damping resistor added to the RCD snubber reduces ringing between the drain capacitor and the inductance when the snubber diode commutates OFF. PRIMARY SECONDARY LLEAK CD Resonance + VIN CBULK RSNUB1 VD LM CSNUB ∆VSNUB − VBULK LLEAK DS VR M1 CD + VD + VG 0V VG − RCS 0V − (b) (a) PRIMARY VD + VIN Reduced LLEAK CD Resonance SECONDARY CBULK RSNUB1 VBULK CSNUB − ∆VSNUB LM RSNUB2 LLEAK DS M1 VR + VD + VG 0V CD VG − 0V RCS − (d) (c) Figure 15. (a) RCD Snubber, (b) RCD Snubber Waveform, (c) R2CD Snubber, (d) R2CD Snubber Waveform 22 Submit Documentation Feedback UCC28600 www.ti.com SLUS646B – NOVEMBER 2005 – REVISED MAY 2006 PRACTICAL DESIGN NOTES (continued) R2CD Begin the design of the using the same procedure as designing an RCD snubber. Then, add the damping resistor, RSNUB2. The procedure is as follows: DV SNUB Pick + between 0.5 and 1 VR (4) Select a capacitor for ∆VSNUB: 2 C SNUB + I cs(peak) L LEAK ǒVR ) DVSNUBǓ 2 * VR 2 (5) Pick RSNUB to discharge CSNUB: ǒ Ǔ ǒ Ǔ L I VR 1 1 * LEAK CS(peak) R SNUB1 + 1 ) 2 DV SNUB CSNUB f S(max) DVSNUB PǒR SNUB1Ǔ + VR RSNUB1 (6) 2 ) 1 I CS(peak) L LEAKf S(max) 2 (7) Pick RSNUB2 to dampen the LLEAK-CSNUB resonance with a Q that is between 1.7 and 2.2: DVSNUB R SNUB2 + I CS(peak) (8) ȡ ȣ ȧ LLEAKf S(max) ȧ 2 PǒR SNUBǓ + I CS(peak) R SNUB2ȧ1 ȧ ȧ3 ǒV ) DVSNUBǓȧ 2 Ȣ R Ȥ (9) For the original selection of ∆VSNUB, Q+ Ǹ 2V R )1 DV SNUB (10) REFERENCES 1. Power Supply Seminar SEM-1400 Topic 2: Design And Application Guide For High Speed MOSFET Gate Drive Circuits, by Laszlo Balogh, Texas Instruments Literature Number SLUP133 2. Datasheet, UCC3581 Micro Power PWM Controller, Texas Instruments Literature Number SLUS295 3. Datasheet, UCC28051 Transition Mode PFC Controller, Texas Instruments Literature Number SLUS515 4. UCC28600 Design Calculator, A QR Flyback Designer.xls, spreadsheet for Microsoft Excel 2003, Texas Instruments Literature Number SLVC104 RELATED PRODUCTS • • UCC28051 Transition Mode PFC Controller (SLUS515) UCC3581 Micro Power PWM Controller (SLUS295) Submit Documentation Feedback 23 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Mailing Address: Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2006, Texas Instruments Incorporated