TI LM73CIMKX-0

LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
LM73 2.7V, SOT, 11-to-14 Bit Digital Temperature Sensor with 2-Wire Interface
Check for Samples: LM73
FEATURES
KEY SPECIFICATIONS
•
•
•
1
2
•
•
•
•
•
•
•
•
Single Address Pin Offers Choice of Three
Selectable Addresses per Version for a Total
of Six Possible Addresses.
SMBus and I2C-Compatible Two-Wire Interface
Supports 400 kHz Operation
Shutdown Mode with One-Shot Feature
Available for Very Low Average Power
Consumption
Programmable Digital Temperature Resolution
from 11 Bits to 14 Bits.
Fast Conversion Rate Ideal for Quick Power
Up and Measuring Rapidly Changing
Temperature
Open-Drain ALERT Output Pin Goes Active
When Temperature is Above a Programmed
Temperature Limit
Very Stable, Low-Noise Digital Output.
UL Recognized Component
•
•
•
DESCRIPTION
APPLICATIONS
•
•
•
•
•
Supply Voltage: 2.7V to 5.5V
Supply Current:
– Operating:
– 320 µA (typ)
– 495 µA (max)
– Shutdown:
– 8 µA (max)
– 1.9 µA (typ)
Temperature Accuracy:
– -10°C to 80°C: ±1.0°C (max)
– -25°C to 115°C: ±1.5°C (max)
– -40°C to 150°C: ±2.0°C (max)
Resolution: 0.25°C to 0.03125°C
Conversion Time:
– 11-bit (0.25°C): 14 ms (max)
– 14-bit (0.03125°C): 112 ms (max)
The LM73 is an integrated, digital-output temperature
sensor featuring an incremental Delta-Sigma ADC
with a two-wire interface that is compatible with the
SMBus and I2C interfaces. The host can query the
LM73 at any time to read temperature.
Portable Electronics
Notebook Computers
Automotive
System Thermal Management
Office Electronics
Typical Application
VDD = 2.7V to 5.5V
Typical bypass 0.1 PF
3
Address (set as desired for one
of three addresses)
To / from processor
2-wire interface
ADDR
SMBDAT
SMBCLK
1
6
LM73
5
ALERT
To hardware
shutdown
4
2
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2005–2009, Texas Instruments Incorporated
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
www.ti.com
DESCRIPTION (CONTINUED)
Available in a 6-pin SOT package, the LM73 occupies very little board area while operating over a wide
temperature range (-40°C to 150°C) and providing ±1.0°C accuracy from -10°C to 80°C. The user can optimize
between the conversion time and the sensitivity of the LM73 by programming it to report temperature in any of
four different resolutions. Defaulting to 11-bit mode (0.25°C/LSB), the LM73 measures temperature in a
maximum time of 14 ms, making it ideal for applications that require temperature data very soon after power-up.
In its maximum resolution, 14-bit mode (0.03125°C/LSB), the LM73 is optimized to sense very small changes in
temperature.
A single multi-level address line selects one of three unique device addresses. An open-drain ALERT output
goes active when the temperature exceeds a programmable limit. Both the data and clock lines are filtered for
excellent noise tolerance and reliable communication. Additionally, a time-out feature on the clock and data lines
causes the LM73 to automatically reset these lines if either is held low for an extended time, thus exiting any bus
lock-up condition without processor intervention.
Simplified Block Diagram
2.7V to 5.5V
VDD
Temperature
Sensor
Circuitry
11-Bit to 14-Bit
Delta-Sigma
A/D Converter
LM73
Manufacturer's
ID Register
Control/Status
Register
Configuration
Register
Pointer
Register
and
Decode Logic
Temperature
Register
THIGH Register
Set-Point
Comparator
ALERT
TLOW Register
Two-Wire
Serial Interface
ADDR
SMBDAT
SMBCLK
GND
2
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
Connection Diagram
ADDR
1
GND
2
VDD
3
LM73
6
SMBDAT
5
ALERT
4
SMBCLK
Figure 1. SOT-6 (TOP VIEW)
PIN DESCRIPTIONS
Label
Pin #
Type
ADDR
1
CMOS Logic
Input
(three levels)
Equivalent Circuit
Function
VDD
PIN
Snap
Back
D1
2.5k
D2
Address Select Input: One of three device
addresses is selected by connecting to ground,
left floating, or connecting to VDD.
D3
GND
GND
2
Ground
Ground
VDD
3
Power
Supply Voltage
SMBCLK
4
CMOS Logic
Input
Serial Clock: SMBus clock signal. Operates up
to 400 kHz. Low-pass filtered.
PIN
Snap
Back
D1
GND
ALERT
5
Open-Drain
Output
VDD
PIN
Snap
Back
D1
125
D2
Digital output which goes active whenever the
measured temperature exceeds a
programmable temperature limit.
D3
GND
SMBDAT
6
Open-Drain
Input/Output
PIN
Snap
Back
D1
Serial Data: SMBus bi-directional data signal
used to transfer serial data synchronous to the
SMBCLK. Low-pass filtered.
GND
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
3
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ABSOLUTE MAXIMUM RATINGS (1)
−0.3 V to 6.0 V
Supply Voltage
−0.3 V to 6.0 V
Voltage at SMBCLK and SMBDAT pins
−0.3 V to (VDD + 0.5 V) and ≤ 6.0 V
Voltage at All Other Pins
Input Current at Any Pin (2)
±5 mA
−65°C to +150°C
Storage Temperature
ESD Susceptibility (3)
Human Body Model
2000 V
Machine Model
200 V
Soldering process must comply with Texas Instruments' Reflow Temperature Profile specifications. Refer to www.ti.com/packaging. (4)
(1)
(2)
(3)
(4)
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not
apply when operating the device beyond its rated operating conditions.
When the input voltage (VI) at any pin exceeds the power supplies (VI < GND or VI > VDD), the current at that pin should be limited to 5
mA.
Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged directly into each pin.
Reflow temperature profiles are different for lead-free and non-lead-free packages.
OPERATING RATINGS (1)
Specified Temperature Range TMIN ≤ TA ≤ TMAX
−40°C ≤ TA ≤ +150°C
Supply Voltage Range (VDD)
(1)
+2.7V to +5.5V
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not
apply when operating the device beyond its rated operating conditions.
TEMPERATURE-TO-DIGITAL CONVERTER CHARACTERISTICS
Unless otherwise noted, these specifications apply for VDD = 2.7V to 5.5V. Boldface limits apply for TA = TJ =TMIN to TMAX;
all other limits TA = TJ = +25°C, unless otherwise noted. TA is the ambient temperature. TJ is the junction temperature.
Parameter
Accuracy (3)
VDD = 2.7V
to
VDD = 4.5V
VDD > 4.5V
to
VDD = 5.5V
Resolution
LM73C
Limits (2)
Units
(Limit)
TA = −10°C to 80°C
±1.0
°C (max)
TA = −25°C to 115°C
±1.5
°C (max)
TA = −40°C to 150°C
±2.0
°C (max)
TA = −10°C to 80°C
±1.5
°C (max)
TA = −25°C to 115°C
±2.0
°C (max)
±2.5
°C (max)
Conditions
TA = −40°C to 150°C
RES1 Bit = 0, RES0 Bit = 0
RES1 Bit = 0, RES0 Bit = 1
RES1 Bit = 1, RES0 Bit = 0
RES1 Bit = 1, RES0 Bit = 1
(1)
(2)
(3)
4
Typical (1)
11
Bits
0.25
°C/LSB
12
Bits
0.125
°C/LSB
13
Bits
0.0625
°C/LSB
14
Bits
0.03125
°C/LSB
Typicals are at TA = 25°C and represent most likely parametric norm.
Limits are ensured to TI's AOQL (Average Outgoing Quality Level).
Local temperature accuracy does not include the effects of self-heating. The rise in temperature due to self-heating is the product of the
internal power dissipation of the LM73 and the thermal resistance.
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
TEMPERATURE-TO-DIGITAL CONVERTER CHARACTERISTICS (continued)
Unless otherwise noted, these specifications apply for VDD = 2.7V to 5.5V. Boldface limits apply for TA = TJ =TMIN to TMAX;
all other limits TA = TJ = +25°C, unless otherwise noted. TA is the ambient temperature. TJ is the junction temperature.
Typical (1)
LM73C
Limits (2)
Units
(Limit)
RES1 Bit = 0, RES0 Bit = 0
10.1
14
ms (max)
RES1 Bit = 0, RES0 Bit = 1
20.2
28
ms (max)
RES1 Bit = 1, RES0 Bit = 0
40.4
56
ms (max)
RES1 Bit = 1, RES0 Bit = 1
80.8
112
ms (max)
Continuous Conversion Mode, SMBus inactive
320
495
µA (max)
Shutdown, bus-idle timers on
120
175
µA (max)
Shutdown, bus-idle timers off
1.9
8
µA (max)
0.9
V (min)
Parameter
Temperature Conversion
Time (4)
Quiescent Current
Power-On Reset Threshold
(4)
Conditions
Measured on VDD input, falling edge
This specification is provided only to indicate how often temperature data is updated. The LM73 can be read at any time without regard
to conversion state (and will yield last conversion result).
LOGIC ELECTRICAL CHARACTERISTICS - DIGITAL DC CHARACTERISTICS
Unless otherwise noted, these specifications apply for VDD = 2.7V to 5.5V. Boldface limits apply for TA = TJ = TMIN to TMAX;
all other limits TA = TJ = +25°C, unless otherwise noted. TA is the ambient temperature. TJ is the junction temperature.
Symbol
Parameter
Conditions
Typical (1)
Limits (2)
Units
(Limit)
0.7*VDD
V (min)
0.3*VDD
V (max)
SMBDAT, SMBCLK INPUTS
VIH
Logical “1” Input Voltage
VIL
Logical “0” Input Voltage
VIN;HYST
SMBDAT and SMBCLK Digital Input
Hysteresis
IIH
Logical “1” Input Current
VIN = VDD
0.01
2
µA (max)
IIL
Logical “0” Input Current
VIN = 0 V
–0.01
–2
µA (max)
CIN
Input Capacitance
0.07*VDD
V
5
pF
SMBDAT, ALERT OUTPUTS
IOH
High Level Output Current
VOH = VDD
VOL
SMBus Low Level Output Voltage
IOL = 3 mA
0.01
2
µA (max)
0.4
V (max)
ADDRESS INPUT
VIH;ADDRESS
Address Pin High Input Voltage
VDD minus 0.100
V (min)
VIL;ADDRESS
Address Pin Low Input Voltage
0.100
V (max)
IIH;ADDRESS
Address Pin High Input Current
VIN = VDD
0.01
2
µA (max)
IIL;ADDRESS
Address Pin Low Input Current
VIN = 0 V
–0.01
–2
µA (max)
(1)
(2)
Typicals are at TA = 25°C and represent most likely parametric norm.
Limits are ensured to TI's AOQL (Average Outgoing Quality Level).
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
5
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
www.ti.com
LOGIC ELECTRICAL CHARACTERISTICS - SMBus DIGITAL SWITCHING CHARACTERISTICS
Unless otherwise noted, these specifications apply for VDD = +2.7 V to +5.5 V, CL (load capacitance) on output lines = 400 pF.
Boldface limits apply for TA = TJ = TMIN to TMAX; all other limits TA = TJ = +25°C, unless otherwise noted.
Symbol
Parameter
fSMB
SMBus Clock Frequency
tLOW
SMBus Clock Low Time
tHIGH
SMBus Clock High Time
Typical (1)
Conditions
No minimum clock frequency
if Time-Out feature is
disabled.
Limits (2)
Units
(Limit)
400
kHz (max)
300
ns (min)
300
ns (min)
250
ns (max)
SMBDAT and SMBCLK Time Low for Reset of
Serial Interface (4)
15
45
ms (min)
ms (max)
tF;SMBO
Output Fall Time (3)
tTIMEOUT
CL = 400 pF
IPULL-UP ≤ 3 mA
tSU;DAT
Data In Setup Time to SMBCLK High
100
ns (min)
tHD;DATI
Data Hold Time: Data In Stable after SMBCLK
Low
0
ns (min)
tHD;DATO
Data Hold Time: Data Out Stable after SMBCLK
Low
30
ns (min)
tHD;STA
Start Condition SMBDAT Low to SMBCLK Low
(Start condition hold before the first clock falling
edge)
60
ns (min)
tSU;STO
Stop Condition SMBCLK High to SMBDAT Low
(Stop Condition Setup)
50
ns (min)
tSU;STA
SMBus Repeated Start-Condition Setup Time,
SMBCLK High to SMBDAT Low
50
ns (min)
tBUF
SMBus Free Time Between Stop and Start
Conditions
1.2
µs (min)
tPOR
Power-On Reset Time (5)
1
ms (max)
(1)
(2)
(3)
(4)
(5)
Typicals are at TA = 25°C and represent most likely parametric norm.
Limits are ensured to TI's AOQL (Average Outgoing Quality Level).
The output fall time is measured from (VIH;MIN + 0.15V) to (VIL;MAX - 0.15V).
Holding the SMBDAT and/or SMBCLK lines Low for a time interval greater than tTIMEOUT will reset the LM73's SMBus state machine,
setting SMBDAT and SMBCLK pins to a high impedance state.
Represents the time from VDD reaching the power-on-reset level to the LM73 communications being functional. After an additional time
equal to one temperature conversion time, valid temperature will be available in the TEMPERATURE DATA REGISTER.
tLOW
tR
tF
VIH
SMBCLK
VIL
tHD;STA
tHD;DAT
tBUF
SMBDAT
VIH
VI
tHIGH
tSU;STA
tSU;DAT
tSU;STO
P
L
S
S
P
Figure 2. SMBus Communication
6
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
TYPICAL PERFORMANCE CHARACTERISTICS
Accuracy vs. Temperature
Operating Current vs. Temperature
Figure 3.
Figure 4.
Shutdown Current vs. Temperature
Typical Output Noise
Figure 5.
Figure 6.
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
7
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
www.ti.com
FUNCTIONAL DESCRIPTION
The LM73 is a digital temperature sensor that senses the temperature of its die using a sigma-delta analog-todigital converter and stores the temperature in the Temperature Register. The LM73's 2-wire serial interface is
compatible with SMBus 2.0 and I2C. Please see the SMBus 2.0 specification for a detailed description of the
differences between the I2C bus and SMBus.
The temperature resolution is programmable, allowing the host system to select the optimal configuration
between sensitivity and conversion time. The LM73 can be placed in shutdown to minimize power consumption
when temperature data is not required. While in shutdown, a 1-shot conversion mode allows system control of
the conversion rate for ultimate flexibility.
The LM73 features the following registers. See LM73 REGISTERS for a complete list of the pointer address,
content, and reset state of each register.
1. Pointer Register
2. Temperature Register
3. Configuration Register
4. THIGH Register
5. TLOW Register
6. Control/Status Register
7. Identification Register
POWER-ON RESET
The power-on reset (POR) state is the point at which the supply voltage rises above the power-on reset
threshold (specified in the Electrical Specifications table), generating an internal reset. Each of the registers
contains a defined value upon POR and this data remains there until any of the following occurs:
1. The first temperature conversion is completed, causing the Temperature Register and various status bits to
be updated internally, depending on the value of the measured temperature.
2. The master writes different data to any Read/Write (R/W) bits, or
3. The LM73 is powered down.
ONE-SHOT CONVERSION
The LM73 features a one-shot conversion bit, which is used to initiate a single conversion and comparison cycle
when the LM73 is in shutdown mode. While the LM73 is in shutdown mode, writing a "1" to the One-Shot bit in
the Configuration Register will cause the LM73 to perform a single temperature conversion and update the
Temperature Register and the affected status bits. Operating the LM73 in this one-shot mode allows for
extremely low average-power consumption, making it ideal for low-power applications.
When the One-Shot bit is set, the LM73 initiates a temperature conversion. After this initiation, but before the
completion of the conversion and resultant register updates, the LM73 is in a "one-shot" state. During this state,
the Data Available (DAV) flag in the Control/Status register is "0" and the Temperature Register contains the
value 8000h (-256°C). All other registers contain the data that was present before initiating the one-shot
conversion. After the temperature measurement is complete, the DAV flag will be set to "1" and the temperature
register will contain the resultant measured temperature.
8
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
TEMPERATURE DATA FORMAT
The resolution of the temperature data and the size of the data word are user-selectable through bits RES1 and
RES0 in the CONTROL/STATUS REGISTER. By default, the LM73 temperature stores the measured
temperature in an 11-bit (10 bits plus sign) word with one least significant bit (LSB) equal to 0.25°C. The
maximum word size is 14 bits (13-bits plus sign) with a resolution of 0.03125 °C/LSB.
CONTROL BIT
DATA FORMAT
RES1
RES0
WORD SIZE
RESOLUTION
0
0
11 bits
0.25 °C/LSB
0
1
12 bits
0.125 °C/LSB
1
0
13 bits
0.0625 °C/LSB
1
1
14 bits
0.03125 °C/LSB
The temperature data is reported in 2's complement format. The word is stored in the 16-bit Temperature
Register and is left justified in this register. Unused temperature-data bits are always reported as "0".
Table 1. 11-bit (10-bit plus Sign)
Temperature
Digital Output
Binary
Hex
+150°C
0100 1011 0000 0000
4B00h
+25°C
0000 1100 1000 0000
0C80h
+1°C
0000 0000 1000 0000
0080h
+0.25°C
0000 0000 0010 0000
0020h
0°C
0000 0000 0000 0000
0000h
−0.25°C
1111 1111 1110 0000
FFE0h
−1°C
1111 1111 1000 0000
FF80h
−25°C
1111 0011 1000 0000
F380h
−40°C
1110 1100 0000 0000
EC00h
Table 2. 12-bit (11-bit plus Sign)
Temperature
Digital Output
Binary
Hex
+150°C
0100 1011 0000 0000
4B00h
+25°C
0000 1100 1000 0000
0C80h
+1°C
0000 0000 1000 0000
0080h
+0.125°C
0000 0000 0001 0000
0010h
0°C
0000 0000 0000 0000
0000h
−0.125°C
1111 1111 1111 0000
FFF0h
FF80h
−1°C
1111 1111 1000 0000
−25°C
1111 0011 1000 0000
F380h
−40°C
1110 1100 0000 0000
EC00h
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
9
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
www.ti.com
Table 3. 13-bit (12-bit plus Sign)
Temperature
Digital Output
Binary
Hex
+150°C
0100 1011 0000 0000
4B00h
+25°C
0000 1100 1000 0000
0C80h
+1°C
0000 0000 1000 0000
0080h
+0.0625°C
0000 0000 0000 1000
0008h
0°C
0000 0000 0000 0000
0000h
−0.0625°C
1111 1111 1111 1000
FFF8h
−1°C
1111 1111 1000 0000
FF80h
−25°C
1111 0011 1000 0000
F380h
−40°C
1110 1100 0000 0000
EC00h
Table 4. 14-bit (13-bit plus Sign)
Temperature
Digital Output
Binary
Hex
+150°C
0100 1011 0000 0000
4B00h
+25°C
0000 1100 1000 0000
0C80h
+1°C
0000 0000 1000 0000
0080h
+0.03125°C
0000 0000 0000 0100
0004h
0°C
0000 0000 0000 0000
0000h
−0.03125°C
1111 1111 1111 1100
FFFCh
FF80h
−1°C
1111 1111 1000 0000
−25°C
1111 0011 1000 0000
F380h
−40°C
1110 1100 0000 0000
EC00h
SMBus INTERFACE
The LM73 operates as a slave on the SMBus. The SMBDAT line is bidirectional. The SMBCLK line is an input
only. The LM73 never drives the SMBCLK line and it does not support clock stretching.
The LM73 uses a 7-bit slave address. It is available in two versions. Each version can be configured for one of
three unique slave addresses, for a total of six unique address.
Part
Number
Address
Pin
Device
Address
LM73-0
Float
Ground
VDD
1001 000
1001 001
1001 010
LM73-1
Float
Ground
VDD
1001 100
1001 101
1001 110
The SMBDAT output is an open-drain output and does not have internal pull-ups. A “high” level will not be
observed on this pin until pull-up current is provided by some external source, typically a pull-up resistor. Choice
of resistor value depends on many system factors but, in general, the pull-up resistor should be as large as
possible without effecting the SMBus desired data rate. This will minimize any internal temperature reading
errors due to internal heating of the LM73.
The LM73 features an integrated low-pass filter on both the SMBCLK and the SMBDAT line. These filters
increase communications reliability in noisy environments.
If either the SMBCLK or SMBDAT line is held low for a time greater than tTIMEOUT (see Logic Electrical
Characteristics for the value of tTIMEOUT), the LM73 state machine will reset to the SMBus idle state, releasing the
data line. Once the SMBDAT is released high, the master may initiate an SMBus start.
10
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
ALERT FUNCTION
The ALERT output is an over-temperature indicator. At the end of every temperature conversion, the measured
temperature is compared to the value in the THIGH Register. If the measured temperature exceeds the value
stored in THIGH, the ALERT output goes active (see Figure 7). This over-temperature condition will also cause the
ALRT_STAT bit in the Control/Status Register to change value (this bit mirrors the logic level of the ALERT pin).
The ALERT pin and the ALRT_STAT bit are cleared when any of the following occur:
1. The measured temperature falls below the value stored in the TLOW Register
2. A "1" is written to the ALERT Reset bit in the Configuration Register
3. The master resets it through an SMBus Alert Response Address (ARA) procedure
If ALERT has been cleared by the master writing a "1" to the ALERT Reset bit, while the measured temperature
still exceeds the THIGH setpoint, ALERT will go active again after the completion of the next temperature
conversion.
Each temperature reading is associated with a Temperature High (THI) and a Temperature Low (TLOW) flag in
the Control/Status Register. A digital comparison determines whether that reading is above the THIGH setpoint or
below the TLOW setpoint. If so, the corresponding flag is set. All digital comparisons to the THIGH, and TLOW values
are based on an 11-bit temperature comparison. Regardless of the resolution setting of the LM73, the lower
three temperature LSBs will not affect the state of the ALERT output, THI flag, and TLOW flag.
Measured Temperature
TEMPERATURE
THIGH Limit
TLOW Limit
ALERT pin
TIME
Figure 7. ALERT Temperature Response Cleared when Temperature Crosses TLOW
ALERT 5HVHW %LW VHW WR ³1´
Measured Temperature
TEMPERATURE
THIGH Limit
TLOW Limit
ALERT
(Active Low)
One
Conversion Time
TIME
Figure 8. ALERT Temperature Response Cleared by Writing a "1" to the ALERT Reset Bit.
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
11
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
www.ti.com
COMMUNICATING WITH THE LM73
The data registers in the LM73 are selected by the Pointer Register. At power-up the Pointer Register is set to
“00h”, the location for the Temperature Register. The Pointer Register latches the last location it was set to. Note
that all Pointer Register bits are decoded; any incorrect pointer values will not be acknowledged and will not be
stored in the Pointer Register.
NOTE
A write to an invalid pointer address is not allowed. If the master writes an invalid address
to the Pointer Register,
1. the LM73 will not acknowledge the address and
2. the Pointer Register will continue to contain the last value stored in it.
A Write to the LM73 will always include the address byte and the pointer byte.
A Read from the LM73 can take place either of two ways:
1. If the location latched in the Pointer Register is correct (that is, the Pointer Register is pre-set prior to the
read), then the read can simply consist of an address byte, followed by retrieving the data byte. Most of the
time it is expected that the Pointer Register will point to Temperature Registers because that will be the data
most frequently read from the LM73.
2. If the Pointer Register needs to be set, then an address byte, pointer byte, repeat start, and another address
byte will accomplish a read.
The data byte is read out of the LM73 by the most significant bit first. At the end of a read, the LM73 can accept
either an Acknowledge or No Acknowledge bit from the Master. No Acknowledge is typically used as a signal to
the slave that the Master has read its last byte.
1
9
1
9
1
9
SMBCLK
SMBDAT
1
0
0
1
A2
A1
A0
D15 D14 D13 D12 D11 D10
R/W
D9
Ack
by
LM73
Start by
Master
D8
D7
D6
D5
D4
D3
D2
D1
D0
Ack
by
Master
Frame 1
Serial Bus Address Byte
NoAck Stop
by
by
Master Master
Frame 2
Data Byte from LM73
Frame 3
Data Byte from LM73
(a) Typical Read from a 2-Byte Register with Preset Pointer
1
9
1
9
SMBCLK
SMBDAT
1
0
0
1
A2
A1
A0
0
R/W
SMBDAT
(continued)
0
0
0
P2
P1
P0
Ack
by
LM73
Frame 1
Serial Bus Address Byte
Frame 2
Pointer Byte
1
SMBCLK
(continued)
0
Ack
by
LM73
Start by
Master
1
9
0
0
1
A2
A1
A0
Repeat
Start by
Master
1
9
D15 D14 D13 D12 D11 D10
R/W
D9
Ack
by
LM73
Frame 3
Serial Bus Address Byte
D8
1
D7
9
D6
D5
D4
D3
D2
D1
Ack
by
Master
Frame 4
Data Byte from LM73
D0
NoAck Stop
by
by
Master Master
Frame 5
Data Byte from LM73
(b) Typical Pointer Set Followed by Immediate Read of a 2-Byte Register
12
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
1
9
1
9
SMBCLK
SMBDAT
1
0
0
1
A2
A1
A0 R/W
Start by
Master
Frame 1
Serial Bus Address Byte
D7
D6
D5
Ack
by
LM73
D4
D3
D2
D1
D0
NoAck Stop
by
by
Master Master
Frame 2
Data Byte from LM73
(c) Typical Read from a 1-Byte Register with Preset Pointer
1
9
1
9
SMBCLK
SMBDAT
1
0
0
1
A2
A1
A0
0
R/W
0
0
0
0
P2
P1
P0
Ack
by
LM73
Start by
Master
Ack
by
LM73
Frame 1
Serial Bus Address Byte
Frame 2
Pointer Byte
1
9
1
9
SMBCLK
(continued)
SMBDAT
(continued)
1
Repeat
Start by
Master
0
0
1
A2
A1
A0
D7
R/W
D6
D5
D4
D3
D2
D1
Frame 3
Serial Bus Address Byte
D0
NoAck Stop
by
by
Master Master
Ack
by
LM73
Frame 4
Data Byte from LM73
(d) Typical Pointer Set Followed by Immediate Read of a 1-Byte Register
Figure 9. Reading from the LM73
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
13
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
www.ti.com
1
9
1
9
1
9
SMBCLK
SMBDAT
1
0
0
1
A2
A1
A0
0
R/W
Start by
Master
0
0
0
0
P2
P1
D7
P0
Ack
by
LM73
D6
D5
D4
D3
D2
D1
Ack
by
LM73
Frame 1
Serial Bus Address Byte
D0
Ack
Stop
by
by
LM73 Master
Frame 2
Pointer Byte
Frame 3
Data Byte to LM73
(a) Typical 1-Byte Write
1
9
1
9
SMBCLK
SMBDAT
1
0
0
1
A2
A1
A0
0
R/W
0
0
0
0
P2
P1
P0
Ack
by
LM73
Start by
Master
Ack
by
LM73
Frame 1
Serial Bus Address Byte
Frame 2
Pointer Byte
1
9
1
9
SMBCLK
(continued)
SMBDAT
(continued)
D15 D14 D13 D12 D11 D10
D9
D8
D7
D6
D5
D4
D3
D2
Ack
by
LM73
Frame 3
Data Byte to LM73
D1
D0
Ack
Stop
by
by
LM73 Master
Frame 4
Data Byte to LM73
(b) Typical 2-Byte Write
Figure 10. Writing to the LM73
SHUTDOWN MODE
Shutdown Mode is enabled by writing a “1” to the Full Power Down Bit, Bit 7 of the Configuration Register, and
holding it high for at least the specified maximum conversion time at the existing temperature resolution setting.
(see Temperature Conversion Time specifications under the TEMPERATURE-TO-DIGITAL CONVERTER
CHARACTERISTICS section). For example, if the LM73 is set for 12-bit resolution before shutdown, then Bit 7 of
the Configuration register must go high and stay high for the specified maximum conversion time for 12-bits
resolution.
The LM73 will always finish a temperature conversion and update the temperature registers before shutting
down.
Writing a “0” to the Full Power Down Bit restores the LM73 to normal mode. The user should wait at least the
specified maximum conversion time, at the existing resolution setting, before accurate data appears in the
temperature register.
14
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
LM73 REGISTERS
The LM73's internal registers are selected by the Pointer register. The Pointer register latches the last location
that it was set to. The pointer register and all internal registers are described below. All registers reset at device
power up.
POINTER REGISTER
The diagram below shows the Pointer Register, the six internal registers to which it points, and their associated
pointer addresses.
SMBDAT
Interface
SMBCLK
Address
Data
Pointer Register
(selects register
for communication)
Temperature
(Read-Only)
Pointer = 00000000
Configuration
(Read-Write)
Pointer = 00000001
THIGH
(Read-Write)
Pointer = 00000010
TLOW
(Read-Write)
Pointer = 00000011
Control/Status
(Read-Write)
Pointer = 00000100
Identification
(Read-Only)
Pointer = 00000111
Figure 11. Pointer Register
P7
P6
P5
P4
P3
0
0
0
0
0
P2
P1
P0
Register Select
Bits
Name
Description
7:3
Not Used
Must write zeros only.
2:0
Register Select
Pointer address. Points to desired register.
See table below.
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
15
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
(1)
www.ti.com
P2
P1
P0
REGISTER (1)
0
0
0
Temperature
0
0
1
Configuration
0
1
0
THIGH
0
1
1
TLOW
1
0
0
Control / Status
1
1
1
Identification
A write to an invalid pointer address is not allowed. If the master
writes an invalid address to the Pointer Register,
(a) the LM73 will not acknowledge the address and
(b) the Pointer Register will continue to contain the last value stored
in it.
TEMPERATURE DATA REGISTER
Pointer Address 00h (Read Only)
Reset State: 7FFCh (+255.96875°C)
One-Shot State: 8000h (-256°C)
D15
D14
D13
D12
D11
D10
D9
D8
SIGN
128°C
64°C
32°C
16°C
8°C
4°C
2°C
D7
D6
D5
D4
D3
D2
D1
D0
1°C
0.5°C
0.25°C
0.125°C
0.0625°C
0.03125°C
reserved
reserved
Bits
Name
Description
15:2
Temperature Data
Represents the temperature that was measured by the most recent temperature conversion. On
Power-up, this data is invalid until the Data Available (DAV) bit in the Control/Status register is high
(after the completion of the first temperature conversion). The resolution is user-progammable from 11bit resolution (0.25°C/LSB) through 14-bit resolution (0.03125°C/LSB). The desired resolution is
programmed with bits 5 and 6 of the Control/Status register.
1:0
Not Used
Return zeros upon read.
CONFIGURATION REGISTER
Pointer Address 01h (R/W)
Reset State: 40h
D7
D6
D5
D4
D3
D2
PD
reserved
ALRT EN
ALRT POL
ALRT RST
ONE SHOT
D1
D0
reserved
Bits
Name
Description
7
Full Power Down
Writing a "1" to this bit and holding it high for at least the specified maximum conversion time, at the existing
temperature resolution setting, puts the LM73 in shutdown mode for power conservation.
Writing a "0" to this bit restores the LM73 to normal mode. Waiting one specified maximum conversion time
for the existing resolution setting assures accurate data in the temperature register.
6
reserved
User must write only a 1 to this bit
5
ALERT Enable
A 0 in this location enables the ALERT output. A 1 disables it. This bit also controls the ALERT Status bit
(the Control/Status Register, Bit 3) since that bit reflects the state of the Alert pin.
4
ALERT Polarity
When set to 1, the ALERT pin and ALERT Status bit are active-high. When 0, it is active-low.
3
ALERT Reset
Writing a 1 to this bit resets the ALERT pin and the ALERT Status bit. It will always be 0 when read.
2
One Shot
When in shutdown mode (Bit 7 is 1), initiates a single temperature conversion and update of the temperature
register with new temperature data. Has no effect when in continuous conversion mode (i.e., when Bit 7 is
0). Always returns a 0 when read.
1:0
Reserved
User must write only a 0 to these bits.
16
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
THIGH UPPER-LIMIT REGISTER
Pointer Address 02h (R/W)
Reset State: 7FE0h (+255.75°C)
D15
D14
D13
D12
D11
D10
D9
D8
SIGN
128°C
64°C
32°C
16°C
8°C
4°C
2°C
D4
D3
D2
D1
D0
D7
D6
D5
1°C
0.5°C
0.25°C
reserved
Bits
Name
Description
15:5
Upper-Limit
Temperature
If the measured temperature that is stored in this register exceeds this user-programmable upper
temperature limit, the ALERT pin will go active and the THIGH flag in the Control/Status register will be
set to 1. Two's complement format.
4:0
Reserved
Returns zeros upon read. Recommend writing zeros only in these bits.
TLOW LOWER-LIMIT REGISTER
Pointer Address 03h (R/W)
Reset State: 8000h (–256°C)
D15
D14
D13
D12
D11
D10
D9
D8
SIGN
128°C
64°C
32°C
16°C
8°C
4°C
2°C
D4
D3
D2
D1
D0
D7
D6
D5
1°C
0.5°C
0.25°C
reserved
Bits
Name
Description
15:5
Lower-Limit
Temperature
If the measured temperature that is stored in the temperature register falls below this userprogrammable lower temperature limit, the ALERT pin will be deactivated and the TLOW flag in the
Control/Status register will be set to 1. Two's complement format.
4:0
Reserved
Returns zeros upon read. Recommend writing zeros only in these bits.
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
17
LM73
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
www.ti.com
CONTROL/STATUS REGISTER
Pointer Address 04h (R/W)
Reset State: 08h
D7
D6
D5
D4
D3
D2
D1
D0
TO_DIS
RES1
RES0
reserved
ALRT_STAT
THI
TLOW
DAV
Bits
Name
Description
7
Time-Out Disable
Disable the time-out feature on the SMBDAT and SMBCLK lines if set to 1. Setting this bit turns off the
bus-idle timers, enabling the LM73 to operate at lowest shutdown current.
6:5
Temperature
Resolution
Selects one of four user-programmable temperature data resolutions
00: 0.25°C/LSB, 11-bit word (10 bits plus Sign)
01: 0.125°C/LSB, 12-bit word (11 bits plus Sign)
10: 0.0625°C/LSB, 13-bit word (12 bits plus Sign)
11: 0.03125°C/LSB, 14-bit word (13 bits plus Sign)
4
reserved
Always returns zero when read. Recommend customer write zero only.
3
ALERT Pin Status
Value is 0 when ALERT output pin is low. Value is 1 when ALERT output pin is high. The ALERT output
pin is reset under any of the following conditions: (1) Cleared by writing a 1 to the ALERT Reset bit in the
configuration register, (2) Measured temperature falls below the TLOW limit, or (3) cleared via the ARA
sequence. Recommend customer write zero only.
2
Temperature High Flag
Bit is set to 1 when the measured temperature exceeds the THIGH limit stored in the programmable THIGH
register. Flag is reset to 0 when both of the following conditions are met: (1) measured temperature no
longer exceeds the programmed THIGH limit and (2) upon reading the Control/Status register. If the
temperature is not longer above the THIGH limit, this status bit remains set until it is read by the master so
that the system can check the history of what caused the ALERT output to go active. This bit is not
cleared after every read if the measured temperature is still above the THIGH limit.
1
Temperature Low Flag
Bit is set to 1 when the measured temperature falls below the TLOW limit stored in the programmable
TLOW register. Flag is reset to 0 when both of the following conditions are met: (1) measured temperature
is no longer below the programmed TLOW limit and (2) upon reading the Control/Status register. If the
temperature is no longer below the TLOW limit, the status bit remains set until it is read by the master so
that the system can check the history of what cause the ALERT output to go active. This bit is not cleared
after every read if temperature is still below TLOW limit.
0
Data Available Flag
This bit is 0 when the LM73 is in the process of converting a new temperature. It is 1 when the
conversion is done. After initiating a temperature conversion while operating in the one-shot mode, this
status bit can be monitored to indicate when the conversion is done. After triggering the one-shot
conversion, the data in the temperature register is invalid until this bit is high (that is, after completion of
the conversion). On power-up, the LM73 is in continuous conversion mode; while in continuous
conversion mode (the default mode after power-on reset) this bit will always be high. Recommend
customer write zero only.
IDENTIFICATION REGISTER
Pointer Address 07h (Read Only)
Reset State: 0190h
D15
D14
D13
D12
D11
D10
D9
D8
0
0
0
0
0
0
0
1
D7
D6
D5
D4
D3
D2
D1
D0
1
0
0
1
0
0
0
0
Bits
Name
Description
15:8
Manufacturer
Identification Byte
Always returns 01h to uniquely identify the manufacturer as Texas Instruments.
7:4
Product Identification
Nibble
Always returns 9h to uniquely identify this part as the LM73 Temperature Sensor.
3:0
Die Revision Step
Nibble
Always returns 0h to uniquely identify the revision as level zero.
18
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
LM73
www.ti.com
SNIS141D – OCTOBER 2005 – REVISED MAY 2009
APPLICATION HINTS
THERMAL PATH CONSIDERATIONS
To get the expected results when measuring temperature with an integrated circuit temperature sensor like the
LM73, it is important to understand that the sensor measures its own die temperature. For the LM73, the best
thermal path between the die and the outside world is through the LM73's pins. In the SOT package, all the pins
on the LM73 will have an equal effect on the die temperature. Because the pins represent a good thermal path to
the LM73 die, the LM73 will provide an accurate measurement of the temperature of the printed circuit board on
which it is mounted. There is a less efficient thermal path between the plastic package and the LM73 die. If the
ambient air temperature is significantly different from the printed circuit board temperature, it will have a small
effect on the measured temperature.
OUTPUT CONSIDERATIONS: TIGHT ACCURACY, RESOLUTION AND LOW NOISE
The LM73 is well suited for applications that require tight temperature measurement accuracy. In many
applications, the low temperature error can mean better system performance and, by eliminating a system
calibration step, lower production cost.
With digital resolution as fine as 0.03125 °C/LSB, the LM73 senses and reports very small changes in its
temperature, making it ideal for applications where temperature sensitivity is important. For example, the LM73
enables the system to quickly identify the direction of temperature change, allowing the processor to take
compensating action before the system reaches a critical temperature.
The LM73 has very low output noise, typically 0.015°C rms, which makes it ideal for applications where stable
thermal compensation is a priority. For example, in a temperature-compensated oscillator application, the very
small deviation in successive temperature readings translates to a stable frequency output from the oscillator.
POWER SUPPLY RAMP-UP CONSIDERATIONS
In systems where there is a large amount of capacitance on the VDD node, the LM73 power supply ramp-up
time can become excessively long. Slow power-supply ramp times may result in abnormal temperature readings.
A linear power-on-ramp of less than 0.7V/msec and an exponential ramp with an RC time constant of more than
1.25 msec is categorized as a slow power-supply ramp. To avoid errors, use the power up sequence described
below.
The software reset sequence is as follows:
1. Allow VDD to reach the specified minimum operating voltage, as specified in the Operating Ratings section.
2. Write a “1” to the Full Power Down bit, Bit 7 of the Configuration Register, and hold it high for the specified
maximum conversion time for the initial default of 11-bits resolution. This ensures that a complete reset
operation has occurred. See the Temperature Conversion Time specifications within the TEMPERATURETO-DIGITAL CONVERTER CHARACTERISTICS section for more details.
3. Write a “0” to the Full Power Down bit to restore the LM73 to normal mode.
Submit Documentation Feedback
Copyright © 2005–2009, Texas Instruments Incorporated
Product Folder Links: LM73
19
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
(2)
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
(3)
(4)
LM73CIMK-0/NOPB
ACTIVE
SOT
DDC
6
1000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 150
T730
LM73CIMK-1/NOPB
ACTIVE
SOT
DDC
6
1000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 150
T731
LM73CIMKX-0/NOPB
ACTIVE
SOT
DDC
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 150
T730
LM73CIMKX-1/NOPB
ACTIVE
SOT
DDC
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 150
T731
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Mar-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
LM73CIMK-0/NOPB
SOT
DDC
6
1000
178.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
LM73CIMK-1/NOPB
SOT
DDC
6
1000
178.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
LM73CIMKX-0/NOPB
SOT
DDC
6
3000
178.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
LM73CIMKX-1/NOPB
SOT
DDC
6
3000
178.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Mar-2013
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
LM73CIMK-0/NOPB
SOT
DDC
6
1000
210.0
185.0
35.0
LM73CIMK-1/NOPB
SOT
DDC
6
1000
210.0
185.0
35.0
LM73CIMKX-0/NOPB
SOT
DDC
6
3000
210.0
185.0
35.0
LM73CIMKX-1/NOPB
SOT
DDC
6
3000
210.0
185.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated