ETC SPT7810BCN

SPT7810
10-BIT, 20 MSPS, ECL OUTPUT A/D CONVERTER
FEATURES
APPLICATIONS
•
•
•
•
•
•
•
•
•
•
•
•
•
Monolithic 20 MSPS Converter
On-Chip Track/Hold
Bipolar ±2.0 V Analog Input
60 dB SNR @ 1 MHz Input
Low Power (1.3 W Typical)
5 pF input Capacitance
ECL Outputs
Medical Imaging
Professional Video
Radar Receivers
Instrumentation
Electronic Warfare
Digital Communications
GENERAL DESCRIPTION
The SPT7810 A/D converter is a 10-bit monolithic converter
capable of word rates of a minimum of 20 MSPS. On board
track/hold function assures excellent dynamic performance
without the need for external components. Drive requirement problems are minimized with an input capacitance of
only 5 pF.
Inputs and outputs are ECL to provide a higher level of noise
immunity in high speed system applications. An overrange
output signal is provided to indicate overflow conditions.
Output data format is straight binary. Power dissipation is
very low at only 1.3 watts with power supply voltages of +5.0
and -5.2 volts. The SPT7810 also provides a wide input
voltage swing of ±2.0 volts.
The SPT7810 is available in a 28-lead ceramic sidebrazed
DIP, PDIP, and die form. Commercial and industrial temperature ranges are currently offered. Contact the factory for
availability of military temperature range and /883 processed
units.
BLOCK DIAGRAM
Analog
Input
Coarse
A/D
4
AAAAAAAAAAAAAAA
AAAAAAAAAAAAAAA
AAAAAAAAAAAAAAA
AAAAAAAAAAAAAAA
AAAAAAAAAAAAAAA
T/H Amplifier
Bank
Successive Interpolation
Stage i
Decoding Network
Analog
Prescaler
Digital
Output
10
Successive Interpolation
Stage i+1
Successive Interpolation
Stage N
Signal Processing Technologies, Inc.
4755 Forge Road, Colorado Springs, Colorado 80907, USA
Phone: (719) 528-2300 FAX: (719) 528-2370
ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)1 25 °C
Supply Voltages
VCC ............................................................... -0.3 to +6 V
VEE ............................................................... +0.3 to -6 V
Output
Digital Outputs .......................................... +30 to -30 mA
Temperature
Operating Temperature .............................. -25 to +85 °C
Junction Temperature (1) .............................................. 175 °C
Lead Temperature, (soldering 10 seconds) .......... 300 °C
Storage Temperature ................................ -65 to +150 °C
Input Voltages
Analog Input ............................................... VFB≤VIN≤VFT
VFT, VFB. ................................................... +3.0 V, -3.0 V
Reference Ladder Current ..................................... 12 mA
Note:
1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal
applied conditions in typical applications.
ELECTRICAL SPECIFICATIONS
TA=Tmin - Tmax, VCC=+5.0 V, VEE=-5.2 V, VIN=±2.0 V, VSB=-2.0 V, VST=+2.0 V, fclock=20 MHz, 50% clock duty cycle, unless otherwise specified.
PARAMETERS
TEST
CONDITIONS
TEST
LEVEL
Resolution
DC Accuracy (+25 °C)
Integral Nonlinearity
Differential Nonlinearity
No Missing Codes
Analog Input
Input Voltage Range
Input Bias Current
Input Resistance
Input Capacitance
Input Bandwidth
+FS Error
-FS Error
MIN
SPT7810A
TYP
MAX
10
± Full Scale
250 kHz Sample Rate
VIN=0 V
3 dB Small Signal
±1.0
±0.5
Guaranteed
VI
VI
VI
V
V
V
V
±2.0
30
300
5
120
±2.0
±2.0
Reference Input
Reference Ladder Resistance
Reference Ladder Tempco
VI
V
500
Timing Characteristics
Maximum Conversion Rate
Overvoltage Recovery Time
Pipeline Delay (Latency)
Output Delay
Aperture Delay Time
Aperture Jitter Time
VI
V
IV
V
V
V
20
TA=+25 °C
TA=+25 °C
TA=+25 °C
Dynamic Performance
Effective Number of Bits
fIN=1 MHz
fIN=3.58 MHz
fIN=10.3 MHz
SPT7810B
TYP MAX
10
V
V
VI
100
MIN
Bits
±1.5
±0.75
Guaranteed
60
100
800
0.8
500
±2.0
30
300
5
120
±2.0
±2.0
LSB
LSB
60
Ω
Ω/°C
20
MHz
ns
1
5
1
5
9.2
8.8
7.5
V
µA
kΩ
pF
MHz
LSB
LSB
800
0.8
20
20
UNITS
1
Clock Cycle
5
1
5
ns
ns
ps-RMS
8.7
8.3
7.0
Bits
Bits
Bits
Typical thermal impedances: 28L sidebrazed DIP. θja = 50 °C/W,
28L plastic DIP θja = 50 °C/W.
SPT
SPT7810
2
3/11/97
ELECTRICAL SPECIFICATIONS
TA=Tmin - Tmax, VCC=+5.0 V, VEE=-5.2 V, VIN=±2.0 V, VSB=-2.0 V, VST=+2.0 V, fCLK=20 MHz, 50% clock duty cycle, unless otherwise specified.
PARAMETERS
TEST
CONDITIONS
Dynamic Performance
Signal-To-Noise Ratio
(without Harmonics)
fIN=1 MHz
+25 °C
fIN=3.58 MHz
+25 °C
fIN=10.3 MHz
+25 °C
Harmonic Distortion
fIN=1 MHz
+25 °C
fIN=3.58 MHz
+25 °C
fIN=10.3 MHz
+25 °C
Signal-to-Noise and Distortion
+25 °C
fIN=1 MHz
fIN=3.58 MHz
+25 °C
fIN=10.3 MHz
+25 °C
Spurious Free Dynamic Range +25 °C, fIN =1 MHz
Differential Phase
+25 °C, fIN=3.58 & 4.35 MHz
Differential Gain
+25 °C, fIN=3.58 & 4.35 MHz
Digital Inputs
Logic 1 Voltage
Logic 0 Voltage
Maximum Input Current Low
Maximum Input Current High
Pulse Width Low (CLK)
Pulse Width High (CLK)
Digital Outputs
Logic 1 Voltage
Logic 0 Voltage
50 Ω to -2 V
50 Ω to -2 V
MIN
SPT7810A
TYP
MAX
MIN
SPT7810B
TYP MAX
UNITS
I
IV
I
IV
I
IV
57
55
56
54
50
47
60
58
58
56
53
50
54
52
53
51
47
44
57
55
55
53
49
46
dB
dB
dB
dB
dB
dB
I
IV
I
IV
I
IV
57
54
56
53
46
45
60
57
58
55
48
47
54
51
53
50
43
42
57
54
55
52
45
44
dB
dB
dB
dB
dB
dB
I
IV
I
IV
I
IV
55
52
54
51
44
43
57
52
49
51
48
41
40
54
dB
dB
dB
dB
dB
dB
V
V
V
VI
VI
VI
VI
IV
IV
Power Supply Requirements
Voltages
VCC
-VEE
Currents
ICC
-IEE
Power Dissipation
Outputs Open
Power Supply Rejection Ratio (5 V ±0.25 V, -5.2 V ±2.0 V)
SPT
TEST
LEVEL
55
47
67
0.2
0.5
52
44
67
0.2
0.7
-1.1
-1.1
-500
-500
20
20
±200
±300
VI
VI
-1.1
-0.8
-1.8
IV
IV
VI
VI
VI
V
+4.75
-4.95
-1.5
+750
+750
300
-5.0
-5.2
140
115
1.3
1.0
%
-500
-500
20
20
±200
+300
V
-1.5 V
+750 µA
+750 µA
ns
300 ns
-1.1
-0.8
-1.8
V
-1.5 V
+4.75
-4.95
+5.0
-5.2
140
115
1.3
1.0
-1.5
+5.25
-5.45
170
140
1.6
dB
Degree
+5.25
-5.45
190
160
1.8
V
V
mA
mA
W
LSB
SPT7810
3
3/11/97
TEST LEVEL
TEST LEVEL CODES
All electrical characteristics are subject to the
following conditions:
All parameters having min/max specifications
are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data
column indicates that the specification is not
tested at the specified condition.
TEST PROCEDURE
I
100% production tested at the specified temperature.
II
100% production tested at TA=25 °C, and sample
tested at the specified temperatures.
III
QA sample tested only at the specified temperatures.
IV
Parameter is guaranteed (but not tested) by design
and characterization data.
V
Parameter is a typical value for information purposes
only.
VI
100% production tested at TA = 25 °C. Parameter is
guaranteed over specified temperature range.
A
AA AA A
A
AA AA
A
AA
A
A
A
A
AAAAAAAAAA
A
A
A
AAAAAAAAAA
A
AAAAAAAAAA
Figure 1A: Timing Diagram
N+1
N
tpwH
tpwL
CLK
CLK
Output
Data
td
A
A
N+2
Data Valid
N
Data Valid
N+1
Figure 1B: Single Event Clock
CLK
CLK
AAAAAAAAAAAAAAAAA
A
A
AAAAAAAAAAAAAAAAA
A
AAAAAAAAAAA
A
A
AAAAAAAAAAAA
AAAAAAAAAAA
td
Output
Data
Data Valid
Table I - Timing Parameters
PARAMETERS
DESCRIPTION
MIN
TYP
td
CLK to Data Valid Prop Delay
-
5
tpwH
CLK High Pulse Width
20
-
300
ns
tpwL
CLK Low Pulse Width
20
-
-
ns
SPT
MAX
UNITS
ns
SPT7810
4
3/11/97
SPECIFICATION DEFINITIONS
APERTURE DELAY
DIFFERENTIAL NONLINEARITY (DNL)
Aperture delay represents the point in time, relative to the
rising edge of the CLOCK input, that the analog input is
sampled.
Error in the width of each code from its theoretical value.
(Theoretical = VFS/2N)
INTEGRAL NONLINEARITY (INL)
APERTURE JITTER
Linearity error refers to the deviation of each individual code
(normalized) from a straight line drawn from -Fs through +Fs.
The deviation is measured from the edge of each particular
code to the true straight line.
The variations in aperture delay for successive samples.
DIFFERENTIAL GAIN (DG)
A signal consisting of a sine wave superimposed on various
DC levels is applied to the input. Differential gain is the
maximum variation in the sampled sine wave amplitudes at
these DC levels.
OUTPUT DELAY
Time between the clock's triggering edge and output data
valid.
DIFFERENTIAL PHASE (DP)
OVERVOLTAGE RECOVERY TIME
A signal consisting of a sine wave superimposed on various
DC levels that is applied to the input. Differential phase is the
variation in the sampled sine wave phases at these DC levels.
The time required for the ADC to recover to full accuracy after
an analog input signal 125% of full scale is reduced to 50%
of the full-scale value.
EFFECTIVE NUMBER OF BITS (ENOB)
SIGNAL-TO-NOISE RATIO (SNR)
SINAD = 6.02N + 1.76, where N is equal to the effective
number of bits.
The ratio of the fundamental sinusoid power to the total noise
power. Harmonics are excluded.
N=
SINAD - 1.76
6.02
SIGNAL-TO-NOISE AND DISTORTION (SINAD)
The ratio of the fundamental sinusoid power to the total noise
and distortion power.
± FULL-SCALE ERROR (GAIN ERROR)
Difference between measured full scale response
[(+Fs) - (-Fs)] and the theoretical response (+4 V -2 LSBs)
where the +FS (full scale) input voltage is defined as the
output transition between 1-10 and 1-11 and the -FS input
voltage is defined as the output transition between 0-00 and
0-01.
TOTAL HARMONIC DISTORTION (THD)
The ratio of the total power of the first 64 harmonics to the
power of the measured sinusoidal signal.
SPURIOUS FREE DYNAMIC RANGE (SFDR)
The ratio of the fundamental sinusoidal amplitude to the
single largest harmonic or spurious signal.
INPUT BANDWIDTH
Small signal (50 mV) bandwidth (3 dB) of analog input stage.
SPT
SPT7810
5
3/11/97
TYPICAL PERFORMANCE CHARACTERISTICS
SNR vs Input Frequency
THD vs Input Frequency
80
70
70
Total Harmonic Distortion (dB)
80
Signal-to-Noise Ratio (dB)
fs = 20 MSPS
60
50
40
30
20
fs = 20 MSPS
60
50
40
30
20
100
100
102
101
101
Input Frequency (MHz)
80
80
70
70
fs =20 MSPS
SNR, THD, SINAD (dB)
Signal-to-Noise and Distortion (dB)
SINAD vs Input Frequency
60
50
40
30
60
50
20
40
101
20
102
100
Input Frequency (MHz)
A
A
A
A
A
A
A
A
SNR, THD, SINAD vs Sample Rate
SNR, THD
SINAD
fin = 1 MHz
30
100
102
Input Frequency (MHz)
Spectral Response
101
102
Sample Rate (MSPS)
SNR, THD, SINAD vs Temperature
65
0
fs = 20 MSPS
fin = 1 MHz
SNR
SNR
SNR, THD, SINAD (dB)
60
Amplitude (dB)
-30
-60
-90
THD
THD
55
SINAD
50
fs = 20 MSPS
fin = 1 MHz
45
40
-120
0
1
2
3
4
5
6
7
8
9
10
0
+25
+50
+75
Temperature (°C)
Input Frequency (MHz)
SPT
-25
SPT7810
6
3/11/97
the SPT7810. The AGND and the DGND ground planes
should be separated from each other and only connected
together at the device through an inductance. Doing this will
minimize the ground noise pickup.
TYPICAL INTERFACE CIRCUIT
The SPT7810 requires few external components to achieve
the stated operation and performance. Figure 2 shows the
typical interface requirements when using the SPT7810 in
normal circuit operation.
VOLTAGE REFERENCE
The SPT7810 requires the use of two voltage references:
VFT and VFB. VFT is the force for the top of the voltage
reference ladder (+2.5 V typ), VFB (-2.5 V typ) is the force for
the bottom of the voltage reference ladder. Both voltages are
applied across an internal reference ladder resistance of 800
ohms. In addition, there are 3 reference ladder taps (VST,VRM
and VSB). VST is the sense for the top of the reference ladder
(+2.0 V), V RM is the midpoint of the ladder (0.0 V typ)
and V SB is the sense for the bottom of the reference
ladder (-2.0 V). The voltages seen at V ST and VSB are the
true full scale input voltages of the device when VFT and VFB
are driven to the recommended voltages (+2.5 V and -2.5 V
typical respectively). These points should be used to monitor
the actual full scale input voltage of the device and should not
be driven to the expected ideal values as is commonly done
with standard flash converters. When not being used, a
decoupling capacitor of .01 uF connected to AGND from
each tap is recommended to minimize high frequency noise
injection.
The following section provides a description of the pin functions and outlines critical performance criteria to consider for
achieving the optimal device performance.
POWER SUPPLIES AND GROUNDING
The SPT7810 requires the use of two supply voltages, VEE
and VCC. Both supplies should be treated as analog supply
sources. This means the VEE and VCC ground returns of the
device should both be connected to the analog ground
plane. All other -5.2 V requirements of the external digital
logic circuit should be connected to the digital ground plane.
Each power supply pin should be bypassed as closely as
possible to the device with .01 µF and 10 µF capacitors as
shown in figure 2.
The two grounds available on the SPT7810 are AGND and
DGND. DGND is used only for ECL outputs and is to be
referenced to the output pulldown voltage. These grounds
are not tied together internal to the device. The use of ground
planes is recommended to achieve the best performance of
An example of a reference driver circuit recommended is
shown in figure 2. IC1 is REF-03, the +2.5 V reference with a
Figure 2 - Typical Interface Circuit
CLK
CLK-IN
2
CLK
CLK-IN
VIN1
Analog
Input
D10 (OVERRANGE)
4
Coarse
A/D
VIN2
D9 (MSB)
Analog
Input
VIN
(REF-03)
Trim
.01 µF
R
.01 µF
3
2
2R
(OP-07)
+
R4
10 kΩ
8
6
+5 V
AAA
A
IC2
1
-5.2 V
.01 µF
2R
4
R3*
30 kΩ
AA
AA
SUCCESSIVE
INTERPOLATION
STAGE # i
2R
VRM
-
+
7
T/H AMPLIFIER
BANK
VST
R2*
30 kΩ
+5 V
10 µF
D7
VFT
+2.5 V
R1
10 kΩ
5
GND
4
.01 µF
+
.01 µF
2
6
SUCCESSIVE
INTERPOLATION
STAGE # N
2R
Digital Outputs
VOUT
Decoding Network
IC1
10 µF
D8
ANALOG
PRESCALER
D6
D5
D4
D3
D2
D1
D0 (LSB)
VSB
11 x 50 Ω
.01 µF
*R2 and R3
matched to 0.1%
-2.5 V
10 µF
VFB
.01 µF
+
10 µH
.01 µF
+
+5 V
D1
DG
L
+ 10 µF
-5.2 V
DG
AG
AG
VCC
VCC
VEE
VEE
+
R
10 µF
.01 µF
10 µF
.01 µF
D2
-5.2 V
+5 V
AGND
( 5 V RTN &
-5.2 V RTN )
DGND
( -2 V RTN )
-2 V
NOTE: D1=D2=1N5817 or equivalent. (Used to prevent damage caused by power sequencing.)
SPT
SPT7810
7
3/11/97
tolerance of 0.6% or ± 0.015 V. The potentiometer R1 is
10 kΩ and supports a minimum adjustable range of up to 150
mV. IC2 is recommended to be an OP-07 or equivalent
device. R2 and R3 must be matched to within 0.1% with good
TC tracking to maintain a 0.3 LSB matching between VFT and
VFB. If 0.1% matching is not met, then potentiometer R4 can
be used to adjust the VFB voltage to the desired level. R1 and
R4 should be adjusted such that VST and VSB are exactly
+2.0 V and -2.0V respectively.
DIGITAL OUTPUTS
The format of the output data (D0-D9) is straight binary.
These outputs are ECL with the output circuit shown in
figure 4. The outputs are latched on the rising edge of CLK
with a propagation delay of 4 ns. There is a one clock cycle
latency between CLK and the valid output data (see timing
diagram). These digital outputs can drive 50 ohms to ECL
levels when pulled down to -2 V. The total specified power
dissipation of the device does not include the power used by
these loads. The additional power used by these loads can
vary between 10 and 300 mW typically (including the overrange
load) depending on the output codes. If lower power levels
are desired, the output loads can be reduced, but careful
consideration to the capacitive loads in relation to the operating frequency must be considered.
The analog input range will scale proportionally with respect
to the reference voltage if a different input range is required.
The maximum scaling factor for device operation is ± 20% of
the recommended reference voltages of VFT and VFB. However, because the device is laser trimmed to optimize performance with ± 2.5 V references, the accuracy of the device will
degrade if operated beyond a ± 2% range.
Table II - Output Data Information
The following errors are defined:
+FS error = top of ladder offset voltage = ∆(+FS -VST+1 LSB)
-FS error = bottom of ladder offset voltage = ∆(-FS -VSB -1 LSB)
where the +FS (full scale) input voltage is defined as the
output transition between 1-10 and 1-11 and the -FS input
voltage is defined as the output transition between 0-00 and
0-01.
ANALOG INPUT
VIN1 and VIN2 are the analog inputs. Both inputs are tied to
the same point internally. Either one may be used as an
analog input “sense” and the other for an input “force." The
inputs can also be tied together and driven from the same
source. The full scale input range will be 80% of the reference
voltage or ±2 volts with VFB=-2.5 V and VFT=+2.5 V.
OVERRANGE
D1O
>+2.0 V + 1/2 LSB
1
OUTPUT CODE
D9-DO
11 1111
1111
111Ø
+2.0 V -1 LSB
O
11 1111
0.0 V
O
ØØ ØØØØ ØØØØ
-2.0 V +1 LSB
O
OO OOOO OOOØ
<-2.0 V
O
OO OOOO OOOO
(Ø indicates the flickering bit between logic 0 and 1).
Figure 3 - Output Circuit
AGND
The drive requirements for the analog inputs are minimal
when compared to conventional Flash converters due the
SPT7810’s extremely low input capacitance of only 5 pF and
very high input resistance of 300 kΩ. For example, for an input
signal of ± 2 V p-p with an input frequency of 10 MHz, the peak
output current required for the driving circuit is only 628 µA.
DGND
Data Out
OVERRANGE OUTPUT
CLOCK INPUT
The clock inputs (CLK, CLK ) are designed to be driven
differentially with ECL levels. The clock may be driven single
ended since CLK is internally biased to -1.3 V. CLK may be
left open, but a .01 µF bypass capacitor to AGND is recommended. As with all high speed circuits, proper terminations
are required to avoid signal reflections and possible ringing
that can cause the device to trigger at an unwanted time.
The OVERRANGE OUTPUT (D10) is an indication that the
analog input signal has exceeded the positive full scale input
voltage by 1 LSB. When this condition occurs, D10 will switch
to logic 1. All other data outputs (D0 to D9) will remain at logic 1
as long as D10 remains at logic 1. This feature makes it
possible to include the SPT7810 into higher resolution systems.
EVALUATION BOARD
The EB7810 evaluation board is available to aid designers in
demonstrating the full performance of the SPT7810. This
board includes a reference circuit, clock driver circuit, output
data latches and an on-board reconstruction of the digital
data. An application note describing the operation of this
board as well as information on the testing of the SPT7810 is
also available. Contact the factory for price and availability.
The CLK pulse width (tpwH) must be kept between 10 ns and
300 ns to ensure proper operation of the internal track-and-hold
amplifier. (See timing diagram.) When operating the SPT7810
at sampling rates above 3 MSPS, it is recommended that the
clock input duty cycle be kept at 50% to optimize performance.
The analog input signal is latched on the rising edge of the CLK.
SPT
ANALOG INPUT
SPT7810
8
3/11/97
PACKAGE OUTLINE
28-Lead Sidebrazed
28
MILLIMETERS
MIN
MAX
SYMBOL
A
0.077
0.093
1.96
2.36
0.016
0.095
J
B
C
D
E
F
G
H
I
J
0.020
0.105
.050 typ
0.060
0.235
1.412
0.605
0.012
0.620
0.41
2.41
0.00
1.02
5.46
35.26
14.86
0.23
15.24
0.51
2.67
1.27
1.52
5.97
35.86
15.37
0.30
15.75
I
1
INCHES
MIN
MAX
H
G
A
0.040
0.215
1.388
0.585
0.009
0.600
E
F
C
B
D
28-Lead Plastic DIP
K
28
SYMBOL
A
B
C
D
E
I
1
J
H
G
A
B
F
C
SPT
D
F
G
H
I
J
K
INCHES
MIN
MAX
0.120
0.170
0.200
0.135
0.020
0.100
0.067
0.013
0.180
0.622
0.555
1.460
0.085
MILLIMETERS
MIN
MAX
3.05
4.32
5.08
3.43
0.51
2.54
1.70
0.33
4.57
15.80
14.10
37.08
2.16
E
SPT7810
9
3/11/97
WWW.ALLDATASHEET.COM
Copyright © Each Manufacturing Company.
All Datasheets cannot be modified without permission.
This datasheet has been download from :
www.AllDataSheet.com
100% Free DataSheet Search Site.
Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com