ETC PI74ALVCH16543A

PI74ALVCH16543
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
16-Bit Registered Transceiver
with 3-State Outputs
Product Features
Product Description
•
•
•
•
Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced in the Company’s advanced 0.5 micron CMOS technology,
achieving industry leading speed.
•
•
•
•
PI74ALVCH16543 is designed for low voltage operation
VCC = 2.3V to 3.6V
Hysteresis on all inputs
Typical VOLP (Output Ground Bounce)
< 0.8V at VCC = 3.3V, TA = 25°C
Typical VOHV (Output VOH Undershoot)
< 2.0V at VCC = 3.3V, TA = 25°C
Bus Hold retains last active bus state during 3-State,
eliminating the need for external pullup resistors
Industrial operation at –40°C to +85°C
Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 300 mil wide plastic SSOP (V)
The PI74ALVCH16543, a 16-bit registered transceiver designed
for 2.3V to 3.6V VCC operation, can be used as two 8-bit transceivers
or one 16-bit transceiver. Separate Latch Enable (LEAB or LEBA),
and Output Enable (OEAB and OEBA) inputs are provided for each
register to permit independent control in either direction of data
flow.
The A-to-B Enable (CEAB) input must be LOW to enter data from
A or to output data from B. If CEAB is LOW and LEAB is LOW,
the A-to-B latches are transparent; a subsequent low-to-high
transition of LEAB puts the A latches in the storage mode. With
CEAB and OEAB both LOW, the 3-State B outputs are active and
reflect the data present at the output of the A latches. Data flow from
B to A is similar but requires using CEBA, LEBA, and OEBA.
To ensure the high-impedance state during power up or power
down, OE should be tied to VCC through a pull-up resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
Logic Block Diagram
1
PS8128A 11/06/00
PI74ALVCH16543
16-Bit Registered Transceiver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Pin Description
Pin Name
xOE
xLE
xCE
GND
VCC
Product Pin Configuration
Description
Output Enable Inputs (Active LOW)
Latch Enable Inputs (Active LOW)
A to B Enable Inputs (Active LOW)
Ground
Power
Truth Table(1)
1
56
1OEBA
1LEAB
2
55
1LEBA
1CEAB
3
4
54
53
1CEBA
5
6
52
51
1 B1
1 A2
VCC
7
50
VCC
1 A3
8
9
49
48
1 B3
10
11
47
46
1 B5
45
44
1 B6
GND
1 A1
Each 8-bit section
INPUTS
1OEAB
1 A4
56-Pin
A, V
GND
1 B2
1 B4
CEAB
LEAB
OEAB
A
OUTPUT
B
H
X
X
X
Z
1 A6
X
X
H
X
Z
1 A7
12
13
L
H
L
X
B0(2)
1 A8
14
43
1 B8
2 A1
L
L
L
L
2 A2
42
41
2 B1
L
15
16
L
L
L
H
H
2 A3
GND
2 A4
17
18
19
40
39
38
2 B3
GND
2 B4
2 A5
20
21
37
36
2 B5
2 A6
VCC
22
35
VCC
2 A7
23
34
2 B7
2 A8
24
33
2 B8
GND
2CEAB
2LEAB
25
26
27
32
31
30
GND
2CEBA
2LEBA
2OEAB
28
29
2OEBA
1 A5
GND
Notes:
1. A-to-B data flow is shown: B-to-A control is the same
except that it uses CEBA, LEBA, and OEBA.
2. Output level before the indicated steady-state input
conditions were established.
3. H = High Voltage Level
X = Don’t Care
L = Low Voltage Level
2
GND
1 B7
2 B2
2 B6
PS8128A 11/06/00
PI74ALVCH16543
16-Bit Registered Transceiver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ...................................................................... –65°C to +150°C
Ambient Temperature with Power Applied ................................... –40°C to +85°C
Input Voltage Range, VIN .................................................................. –0.5V to VCC +0.5V
Output Voltage Range, VOUT ........................................................... –0.5V to VCC +0.5V
DC Input Voltage .............................................................................. –0.5V to +5.0V
DC Output Current ....................................................................................... 100mA
Power Dissipation ............................................................................................. 1.0W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
DC Electrical Characteristics (Over the Operating Range, TA = –40°C to +85°C, VCC = 3.3V ±10%)
Te s t Conditions (1)
D e s cription
VCC
Supply Voltage
VIH(3)
Input HIGH Voltage
VIL(3)
Input LO W Voltage
VIN(3)
Input Voltage
0
VCC
VOUT(3)
O utput Voltage
0
VCC
VOH
VOL
IOH(3)
IOL(3)
O utput
HIGH
Voltage
O utput
LO W
Voltage
O utput
HIGH
Current
O utput
LO W
Current
M in.
Typ.(2)
Parame te rs
2.3
VCC = 2.3V to 2.7V
1.7
VCC = 2.7V to 3.6V
2.0
M ax.
3.6
VCC = 2.3V to 2.7V
0.7
VCC = 2.7V to 3.6V
0.8
IOH = - 100µA, VCC = Min. to Max.
VCC - 0.2
VIH = 1.7V, IOH = - 6mA, VCC = 2.3V
2.0
VIH = 1.7V, IOH = - 12mA, VCC = 2.3V
1.7
VIH = 2.0V, IOH = - 12mA, VCC = 2.7V
2.2
VIH = 2.0V, IOH = - 12mA, VCC = 3.0V
2.4
VIH = 2.0V, IOH = - 24mA, VCC = 3.0V
2.0
V
IOL = 100µA, VIL = Min. to Max.
0.2
VIL = 0.7V, IOL = 6mA, VCC = 2.3V
0.4
VIL = 0.7V, IOL = 12mA, VCC = 2.3V
0.7
VIL = 0.8V, IOL = 12mA, VCC = 2.7V
0.4
VIL = 0.8V, IOL = 24mA, VCC = 3.0V
0.55
VCC = 2.3V
- 12
VCC = 2.7V
- 12
VCC = 3.0V
- 24
VCC = 2.3V
12
VCC = 2.7V
12
VCC = 3.0V
24
3
Units
mA
PS8128A 11/06/00
PI74ALVCH16543
16-Bit Registered Transceiver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
DC Electrical Characteristics-Continued (Over the Operating Range, TA = –40°C to +85°C, VCC = 3.3V ± 10%)
Te s t Conditions (1)
Parame te rs D e s cription
Input Current
IIN
VIN = VCC or GND, VCC = 3.6V
Input
Hold
Current
IIN (HOLD)
Typ.(2)
M in.
M ax.
Units
±5
VIN = 0.7V, VCC = 2.3V
45
VIN = 1.7V, VCC = 2.3V
- 45
VIN = 0.8V, VCC = 3.0V
75
VIN = 2.0V, VCC = 3.0V
- 75
VIN = 0 to 3.6V, VCC = 3.6V
±500
IOZ
O utput Current (3- STATE O utputs)
VOUT = VCC or GND, VCC = 3.6V
±10
ICC
Supply Current
VCC = 3.6V, IOUT = 0µA,
VIN = GND or VCC
40
∆ICC
Supply Current per Input
@ TTL HIGH
VCC = 3.0V to 3.6V
O ne Input at VCC - 0.6V
O ther Inputs at VCC or GND
750
CI
Control Inputs
VIN = VCC or GND, VCC = 3.3V
3.5
CO
O utputs
VO = VCC or GND, VCC = 3.3V
8.5
µA
pF
Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient and maximum loading.
3. Unused Control Inputs must be held HIGH or LOW to prevent them from floating.
Timing Requirements over Operating Range
Parame te rs
De s cription
tW
Pulse Duration LE or CE LOW
tSU
Setup Time
Data before LE↑ or CE↑
tH
Hold Time
Data after LE↑ or CE↑
Conditions (1)
CL = 50pF
RL = 500Ω
4
VCC = 2.5V ± 0.2V
M in.
M ax.
VCC = 2.7V
M in.
M ax.
VCC = 3.3V ± 0.3V
M in.
3.3
3.3
3.3
1.2
1.5
1.2
1.2
0.8
1.3
M ax.
Units
ns
PS8128A 11/06/00
PI74ALVCH16543
16-Bit Registered Transceiver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Switching Characteristics
Parame te rs
From
(Input)
To
(Output)
Conditions (1)
VCC = 2.5V ± 0.2V
VCC = 2.7V
VCC = 3.3V ± 0.3V
Units
M in.(2)
M ax.
M in.(2)
M ax.
M in.(2)
M ax.
tPD
A or B
B or A
1.0
57
4.8
1.0
4.3
tPD
LE
A or B
1.1
7.1
6.2
1.1
5.0
tEN
CE
A or B
1.0
7.7
6.9
1.0
5.6
tDIS
CE
A or B
2.0
6.3
6.2
1.5
5.1
tEN
OE
A or B
1.0
7.3
6.3
1.0
5.3
tDIS
OE
A or B
1.6
5.9
4.8
1.1
4.6
0
10
CL = 50pF
RL = 500Ω
ns
De s cription
∆t/∆v(3)
Inp ut Tra ns itio n Ris e o r F a ll
ns/V
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Recommended operating condition.
Operating Characteristics, TA = 25ºC
Parame te r
CPD Power Dissipation
Capacitance
O utputs Enabled
O utputs Disabled
VCC = 2.5V ± 0.2V
Te s t Conditions
VCC = 3.3V ± 0.3V
Typical
CL = 50pF,
f = 10 MHz
54
64
6
7
Units
pF
Pericom Semiconductor Corporation
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
5
PS8128A 11/06/00