ETC PI74ALVCH16821A

PI74ALVCH16821
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
Product Features
Description
• PI74ALVCH16821 is designed for low voltage operation
Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced using the Company’s advanced 0.5 micron CMOS
technology, achieving industry leading speed.
• VCC = 2.3V to 3.6V
• Hysteresis on all inputs
• Typical VOLP (Output Ground Bounce)
< 0.8V at VCC = 3.3V, TA = 25°C
• Typical VOHV (Output VOH Undershoot)
< 2.0V at VCC = 3.3V, TA = 25°C
• Bus Hold retains last active bus state during 3-STATE,
eliminating the need for external pullup resistors
• Industrial operation at –40°C to +85°C
• Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 300 mil wide plastic SSOP (V)
The PI74ALVCH16821 is a 20-bit bus interface flip-flop designed
for 2.3V to 3.3V VCC operation. It can be used as two 10-bit flipflops or one 20-bit flip-flops. The 20 flip-flops are edge-triggered
D-type flip-flops. On the positive transition of the clock (CLK)
input, the device provides true data at the Q outputs.
A buffered output-enable (OE) input can be used to place the ten
outputs in either a normal logic state (HIGH or LOW level) or a
high-impedance state. In the high-impedance state, the outputs
neither load nor drive the bus lines significantly. The highimpedance state and increased drive provide the capacity to drive
bus lines without the need for interface or pullup components.
OE does not affect the internal operation of the flip-flops. Old data
can be retained or new data can be entered while the outputs are in
the high-impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to VCC through a pullup resistor; the
minimum value of the resistor is determined by the current sinking
capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
Logic Block Diagram
1OE
1
2OE
1CLK 56
2CLK 29
One of Ten
Channels
1D1 55
28
C1
1D
2
One of Ten
Channels
2D1 42
1Q 1
TO 9 OTHER CHANNELS
C1
15
1D
2Q1
TO 9 OTHER CHANNELS
1
PS8156
11/17/97
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Pin Description
Pin Name
OE
CLK
Dx
Qx
GND
VCC
Truth Table(1)
Description
Output Enable Input (Active LOW)
Clock Input (Active HIGH)
Data Inputs
3-State Outputs
Ground
Power
Inputs
1
2
56
55
1D1
1Q3
5
54
53
52
1D2
GND
3
4
1Q4
6
VCC
1Q5
7
8
1QE
1Q1
1Q2
51
50
1CLK
1D8
2Q1
14
15
2Q2
16
2Q3
GND
17
18
2Q4
19
2Q5
20
21
56-PIN43
V56 42
A56 41
40
39
38
37
36
35
34
33
32
31
30
29
1Q9
1Q10
2Q6
2Q7
22
23
2Q8
24
GND
25
2Q9
26
2Q10
27
2OE
28
VCC
L
­
H
H
L
­
L
L
L
H or L
X
Q0
H
X
X
Z
=
=
=
=
=
=
High Signal Level
Low Signal Level
Irrelevant
High Impedance
LOW-to-HIGH Transition
1,2
1D4
46
45
44
1Q8
Q
VCC
1D5
11
12
13
GND
D
1D3
1D6
1Q7
CLK
GND
56 Pin 49
V56 48
9
10 A56 47
1Q6
OE
Note:
1. H
L
X
Z
↑
n
Product Pin Configuration
Outputs
1D7
GND
1D9
1D10
2D1
2D2
2D3
GND
2D4
2D5
2D6
VCC
2D7
2D8
GND
2D9
2D10
2CLK
2
PS8156
11/17/97
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ............................................................ –65°C to +150°C
Ambient Temperature with Power Applied .......................... –40°C to +85°C
Input Voltage Range, VIN .................................................... –0.5V to VCC +0.5V
Output Voltage Range, VOUT ............................................. –0.5V to VCC +0.5V
DC Input Voltage ................................................................... –0.5V to +5.0V
DC Output Current .............................................................................. 100 mA
Power Dissipation ................................................................................... 1.0W
Note:
Stresses greater than those listed under MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
DC Electrical Characteristics (Over the Operating Range, TA = –40°C to +85°C, VCC = 3.3V ±10%)
Te s t Conditions (1)
D e s cription
VCC
Supply Voltage
VIH(3)
Input HIGH Voltage
VIL(3)
Input LO W Voltage
VIN(3)
Input Voltage
0
VCC
VOUT(3)
O utput Voltage
0
VCC
VOH
VOL
IOH(3)
IOL(3)
O utput
HIGH
Voltage
O utput
LO W
Voltage
O utput
HIGH
Current
O utput
LO W
Current
M in.
Typ.(2)
Parame te rs
2.3
VCC = 2.3V to 2.7V
1.7
VCC = 2.7V to 3.6V
2.0
M ax.
3.6
VCC = 2.3V to 2.7V
0.7
VCC = 2.7V to 3.6V
0.8
IOH = - 100mA, VCC = Min. to Max.
VCC - 0.2
VIH = 1.7V, IOH = - 6mA, VCC = 2.3V
2.0
VIH = 1.7V, IOH = - 12mA, VCC = 2.3V
1.7
VIH = 2.0V, IOH = - 12mA, VCC = 2.7V
2.2
VIH = 2.0V, IOH = - 12mA, VCC = 3.0V
2.4
VIH = 2.0V, IOH = - 24mA, VCC = 3.0V
2.0
V
IOL = 100mA, VIL = Min. to Max.
0.2
VIL = 0.7V, IOL = 6mA, VCC = 2.3V
0.4
VIL = 0.7V, IOL = 12mA, VCC = 2.3V
0.7
VIL = 0.8V, IOL = 12mA, VCC = 2.7V
0.4
VIL = 0.8V, IOL = 24mA, VCC = 3.0V
0.55
VCC = 2.3V
- 12
VCC = 2.7V
- 12
VCC = 3.0V
- 24
VCC = 2.3V
12
VCC = 2.7V
12
VCC = 3.0V
24
3
Units
PS8156
mA
11/17/97
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
DC Electrical Characteristics-Continued (Over the Operating Range, TA = –40°C to +85°C, VCC = 3.3V ±10%)
Te s t Conditions (1)
Parame te rs De s cription
IIN
IIN (HOLD)
Input Current
M in.
Typ.(2)
VIN = VCC or GND, VCC = 3.6V
Input
Hold
Current
M ax.
±5
VIN = 0.7V, VCC = 2.3V
45
VIN = 1.7V, VCC = 2.3V
- 45
VIN = 0.8V, VCC = 3.0V
75
VIN = 2.0V, VCC = 3.0V
- 75
VIN = 0 to 3.6V, VCC = 3.6V
±500
IOZ
Output Current (3- STATE Outputs)
VOUT = VCC or GND, VCC = 3.6V
±10
ICC
Supply Current
VCC = 3.6V, IOUT = 0mA,
VIN = GND or VCC
40
DICC
Supply Current per Input
@ TTL HIGH
VCC = 3.0V to 3.6V
One Input at VCC - 0.6V
Other Inputs at VCC or GND
750
CI
CO
Control Inputs
Data Inputs
Outputs
Units
mA
3.5
VIN = VCC or GND, VCC = 3.3V
6
VO = VCC or GND, VCC = 3.3V
pF
7
Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient and maximum loading.
3. Unused Control Inputs must be held HIGH or LOW to prevent them from floating.
Timing Requirements over Operating Range
Parame te rs
fCLOCK
D e s cription
Clock Frequency
VCC = 2.5V ± 0.2V
VCC = 2.7V
VCC = 3.3V ± 0.3V
M in.
M ax.
M in.
M ax.
M in.
M ax.
0
150
0
150
0
150
tW
Pulse Duration CLK HIGH or LO W
3.3
3.3
3.3
tSU
Setup Time data before CLK ­
4.4
3.9
3.4
tH
Hold time data after CLK ­
0
0
0
Dt/Dv(3)
Input Transition Rise or Fall
0
10
0
10
0
Units
MHz
ns
10
ns/v
Note:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
4
PS8156
11/17/97
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Switching Characteristics Over Operating Range(1)
Parame te rs
VCC = 2.7V
VCC = 2.5V ± 0.2V
From
To
(INPUT) (OUTPUT) M in.(2)
M ax.
M in.(2) M ax.
150
fMAX
tPD
CLK
tEN
OE
tDIS
OE
Q
150
VCC = 3.3V ± 0.3V
M in.(2)
M ax.
150
Units
MHz
1.0
6.4
5.3
1.0
4.5
1.0
7.1
6.2
1.0
5.1
1.4
5.9
5.0
1.0
4.6
ns
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
Operating Characteristics, TA = 25ºC
Parame te r
CPD Power Dissipation
Capacitance
O utputs Enabled
O utputs Disabled
VCC = 2.5V ± 0.2V
Te s t Conditions
VCC = 3.3V ± 0.3V
Typical
CL = 50pF,
f = 10 MHz
36
40
22
24
Units
pF
Pericom Semiconductor Corporation
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
5
PS8156
11/17/97