STMICROELECTRONICS 74AC273B

74AC273

OCTAL D-TYPE FLIP FLOP WITH CLEAR
PRELIMINARY DATA
■
■
■
■
■
■
■
■
■
HIGH SPEED:
fMAX = 190 MHz (TYP.) at VCC = 5V
LOW POWER DISSIPATION:
ICC = 8 µA (MAX.) at TA = 25 oC
HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
50Ω TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24 mA (MIN)
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 273
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The AC273 is a high-speed CMOS OCTAL
D-TYPE FLIP FLOP WITH CLEAR fabricated
with sub-micron silicon gate and double-layer
metal wiring C2MOS technology. It is ideal for low
power applications mantaining high speed
B
M
(Plastic Package)
(Micro Package)
ORDER CODES :
74AC273B
74AC273M
operation similar to equivalent Bipolar Schottky
TTL.
Information signals applied to D inputs are
transfered to the Q output on the positive going
edge of the clock pulse.
When the CLEAR input is held low, the Q outputs
are held low independentely of the other inputs .
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
November 1998
1/10
74AC273
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
1
CLEAR
NAME AND FUNCT ION
2, 5, 6, 9,
12, 15, 16,
19
Q0 to Q7
Flip-Flop Outpus
3, 4, 7, 8,
13, 14, 17,
18
D0 to D7
Data Inputs
11
CLOCK
Clock Input
(LOW-to-HIGH, EdgeTriggered)
10
GND
Ground (0V)
20
VCC
Positive Supply Voltage
Asyncronous Master
Reset (Active LOW)
TRUTH TABLE
INPUTS
OUT PUT S
CL EAR
D
CLO CK
Q
L
X
X
L
H
L
L
H
H
H
H
X
Qn
X:Don’t Care
LOGIC DIAGRAMS
Thislogic diagram has notbe used to esimate propagation delays
2/10
F UNCTIO N
CLEAR
NO CHANGE
74AC273
ABSOLUTE MAXIMUM RATINGS
Symbol
VCC
Parameter
Supply Voltage
Value
Unit
-0.5 to +7
V
VI
DC Input Voltage
-0.5 to VCC + 0.5
V
VO
DC Output Voltage
-0.5 to VCC + 0.5
V
IIK
DC Input Diode Current
± 20
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
± 50
mA
± 400
mA
ICC or IGND DC VCC or Ground Current
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
-65 to +150
o
300
o
C
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Parameter
Supply Voltage
Valu e
Unit
2 to 6
V
V
VI
Input Voltage
0 to VCC
VO
Output Voltage
0 to VCC
Top
dt/dv
Operating Temperature:
Input Rise and Fall Time VCC = 3.0, 4.5 or 5.5 V(note 1)
-40 to +85
8
V
o
C
ns/V
1) VIN from 30% to70%of VCC
3/10
74AC273
DC SPECIFICATIONS
Symb ol
Parameter
Test Co nditions
VIH
High Level Input Voltage
3.0
4.5
VO = 0.1 V or
VCC - 0.1 V
5.5
VIL
Low Level Input Voltage
3.0
4.5
Valu e
T A = 25 oC
V CC
(V)
Min.
T yp.
2.1
1.5
2.1
3.15
2.25
3.15
3.85
2.75
VO = 0.1 V or
VCC - 0.1 V
5.5
VOH
High Level Output
Voltage
3.0
4.5
Min.
Max.
V
3.85
1.5
0.9
0.9
2.25
1.35
1.35
2.75
1.65
1.65
I O =-50 µA
2.9
2.99
2.9
IO=-50 µA
4.4
4.49
4.4
5.49
IO=-50 µA
5.4
2.56
2.46
4.5
IO=-24 mA
3.86
3.76
5.5
IO=-24 mA
4.86
3.0
IO=50 µA
0.002
0.1
0.1
IO=50 µA
0.001
0.1
0.1
IO=50 µA
IO=12 mA
0.001
0.1
0.1
0.36
0.44
0.36
0.44
0.36
0.44
3.0
Low Level Output
Voltage
VI =
V IH or
V IL
Max.
IO=-12 mA
5.5
VOL
(* )
Un it
-40 to 85 o C
4.5
5.5
3.0
4.5
5.5
(* )
VI =
V IH or
V IL
IO=24 mA
IO=24 mA
5.4
V
V
4.76
V
Input Leakage Current
5.5
VI = VCC or GND
±0.1
±1
µA
ICC
Quiescent Supply
Current
5.5
VI = VCC or GND
8
80
µA
IOLD
Dynamic Output Current
(note 1, 2)
5.5
VOLD = 1.65 V max
75
mA
VOHD = 3.85 V min
-75
mA
II
IOHD
1) Maximum test duration 2ms, one output loaded attime
2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50 Ω.
(*) All outputs loaded.
4/10
74AC273
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf =3 ns)
Symb ol
Parameter
T est Con ditio n
V CC
(V)
TA
Min.
4.0
3.0
Valu e
= 25 oC
-40 to
T yp. Max. Min.
8.0
12.5
3.0
5.5
9.0
2.5
tPLH
tPHL
Propagation Delay Time
CLOCK to Q
3.3(*)
5.0(*)
tPHL
Propagation Delay Time
CLEAR to Q
3.3(*)
5.0(**)
4.0
3.0
CLEAR pulse Width
3.3(*)
5.5
6.0
(**)
4.0
5.5
4.0
5.5
4.0
4.5
6.0
4.5
6.0
4.5
(*)
tw
8.5
6.5
13.0
10.0
3.0
2.5
Un it
85 o C
Max.
14.0
10.0
14.0
11.0
ns
ns
ns
tw
CLOCK pulse Width
ts
Setup Time D to CK
HIGH or LOW
5.0
3.3(*)
5.0(**)
3.3(*)
5.0(**)
th
Hold Time D to CK
HIGH or LOW
3.3
5.0(**)
1.5
1.5
1.5
1.5
ns
tREM
Recovery Time CLEAR
to CLOCK
3.3(*)
5.0(**)
4.0
3.0
4.5
3.0
ns
fMAX
Maximum Clock
Frequency
3.3(*)
90
(**)
140
5.0
ns
ns
75
190
MHz
125
*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5V ± 0.5V
CAPACITIVE CHARACTERISTICS
Symb ol
Parameter
Test Co nditions
C IN
Input Capacitance
5.0
CPD
Power Dissipation
Capacitance (note 1)
5.0
Valu e
o
Un it
o
-40 to 85 C
T A = 25 C
Min. T yp. Max. Min. Max.
V CC
(V)
fIN = 10 MHz
4
pF
TBD
pF
1) CPD isdefined as the value of the IC’sinternal equivalent capacitance which is calculated fromthe operating current consumption without load. (Referto
Test Circuit).Average operting current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/n(per circuit)
5/10
74AC273
TEST CIRCUIT
CL = 50 pF or equivalent (includes jigand probe capacitance)
RL = R1 = 500Ω orequivalent
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
6/10
74AC273
WAVEFORM 2: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
WAVEFORM 3: RECOVERY TIME (f=1MHz; 50% duty cycle)
7/10
74AC273
Plastic DIP-20 (0.25) MECHANICAL DATA
mm
DIM.
MIN.
a1
0.254
B
1.39
TYP.
inch
MAX.
MIN.
TYP.
MAX.
0.010
1.65
0.055
0.065
b
0.45
0.018
b1
0.25
0.010
D
25.4
1.000
E
8.5
0.335
e
2.54
0.100
e3
22.86
0.900
F
7.1
0.280
I
3.93
0.155
L
Z
3.3
0.130
1.34
0.053
P001J
8/10
74AC273
SO-20 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
A
a1
inch
MAX.
MIN.
TYP.
2.65
0.10
0.104
0.20
a2
MAX.
0.004
0.007
2.45
0.096
b
0.35
0.49
0.013
0.019
b1
0.23
0.32
0.009
0.012
C
0.50
0.020
c1
45 (typ.)
D
12.60
13.00
0.496
0.512
E
10.00
10.65
0.393
0.419
e
1.27
0.050
e3
11.43
0.450
F
7.40
7.60
0.291
0.299
L
0.50
1.27
0.19
0.050
M
S
0.75
0.029
8 (max.)
P013L
9/10
74AC273
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
 1998 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com
.
10/10