RFG40N10, RFP40N10, RF1S40N10SM Data Sheet July 1999 40A, 100V, 0.040 Ohm, N-Channel Power MOSFETs These are N-Channel power MOSFETs manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits. Formerly developmental type TA9846 2431.3 Features • 40A, 100V • rDS(ON) = 0.040Ω • UIS Rating Curve • SOA is Power Dissipation Limited • 175oC Operating Temperature • Related Literature - TB334 “Guidelines for Soldering Surface Mount Components to PC Boards” Symbol Ordering Information PART NUMBER File Number D PACKAGE BRAND RFG40N10 TO-247 RFG40N10 RFP40N10 TO-220AB RFP40N10 RF1S40N10SM TO-263AB F1S40N10 G S NOTE: When ordering, use the entire part number. Add the suffix, 9A, to obtain the TO-263AB variant in tape and reel, i.e. RF1S40N10SM9A. Packaging JEDEC STYLE TO-247 JEDEC TO-220AB SOURCE DRAIN GATE DRAIN (FLANGE) DRAIN (FLANGE) SOURCE DRAIN GATE JEDEC TO-263AB DRAIN (FLANGE) GATE SOURCE 4-450 CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 RFG40N10, RFP40N10, RF1S40N10SM Absolute Maximum Ratings TC = 25oC, Unless Otherwise Specified Drain to Source Breakdown Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . VDSS Drain to Gate Voltage (RGS = 1MΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . VDGR Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VGS Drain Current Continuous (Figure 2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .ID Pulsed Drain Current (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IDM Pulsed Avalanche Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EAS Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PD Derate Above 25oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, TSTG Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from case for 10s . . . . . . . . . . . . . . . . . . . . . . . . . . . . TL Package Body for 10s, see Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . .Tpkg RFG40N10, RFP40N10, RF1S40N10SM 100 100 ±20 UNITS V V V 40 100 Figures 4, 12, 13 160 1.07 -55 to 175 A A W W/oC oC 300 260 oC oC CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 1. TJ = 25oC to 150oC. 2. Repetitive Rating: pulse width limited by maximum junction temperature. Electrical Specifications TC = 25oC, Unless Otherwise Specified PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS 100 - - V Drain to Source Breakdown Voltage BVDSS ID = 250µA, VGS = 0V (Figure 9) Gate Threshold Voltage VGS(TH) VGS = VDS, ID = 250µA (Figure 8) 2 - 4 V TC = 25oC TC = 150oC - - 1 µA - - 50 µA VGS = ±20V - - ±100 nA ID = 40A, VGS = 10V (Figure 7) - - 0.040 Ω VDD = 50V, ID = 20A, RL = 2.5Ω, VGS = 10V, RGS = 4.2 Ω (Figure 11) - - 80 ns - 17 - ns tr - 30 - ns td(OFF) - 42 - ns tf - 20 - ns tOFF - - 100 ns - - 300 nC - - 150 nC - - 7.5 nC Zero Gate Voltage Drain Current IDSS Gate to Source Leakage Current IGSS Drain to Source On Resistance rDS(ON) Turn-On Time tON Turn-On Delay Time td(ON) Rise Time Turn-Off Delay Time Fall Time Turn-Off Time Total Gate Charge VDS = 80V, VGS = 0V Qg(TOT) VGS = 0V to 20V Gate Charge at 10V Qg(10) VGS = 0V to 10V Threshold Gate Charge Qg(TH) VGS = 0V to 2V Thermal Resistance Junction to Case RθJC Thermal Resistance Junction to Ambient RθJA VDD = 80V, ID = 40A, RL = 2.0Ω (Figures 11) - - 0.94 oC/W TO-247 - - 30 oC/W TO-220AB and TO-263AB - - 62 oC/W Source to Drain Diode Specifications PARAMETER Source to Drain Diode Voltage Reverse Recovery Time SYMBOL VSD trr 4-451 TEST CONDITIONS MIN TYP MAX UNITS ISD = 40A - - 1.5 V ISD = 40A, dISD/dt = 100A/µs - - 200 ns RFG40N10, RFP40N10, RF1S40N10SM Unless Otherwise Specified 1.2 40 1.0 32 ID, DRAIN CURRENT (A) POWER DISSIPATION MULTIPLIER Typical Performance Curves 0.8 0.6 0.4 0.2 16 8 0 0 0 125 50 75 100 TC , CASE TEMPERATURE (oC) 25 150 25 175 DC OPERATION 10 1 OPERATION IN THIS AREA MAY BE LIMITED BY rDS(ON) 125 150 175 10 ST AR TIN 100 GT J = 25 o ST AR TIN C GT J = 1 50 o C 10 IF R = 0 tAV = (L) (IAS) / (1.3 RATED BVDSS - VDD) IF R ≠ 0 tAV = (L/R) LN [(IAS*R) / (1.3 RATED BVDSS - VDD) + 1] 1 0.01 0.1 1 100 100 TC = 25oC SINGLE PULSE TJ = MAX RATED VDSS(MAX) = 100V 75 FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE IAS, AVALANCHE CURRENT (A) 100 50 TC, CASE TEMPERATURE (oC) FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE ID , DRAIN CURRENT (A) 24 0.1 VDS , DRAIN TO SOURCE VOLTAGE (V) 1 10 tAV, TIME IN AVALANCHE (ms) FIGURE 3. FORWARD BIAS SAFE OPERATING AREA NOTE: Refer to Intersil application notes AN9321 and AN9322. FIGURE 4. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY 100 S = VG VGS = 6V 60 PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX VDD = 15V 80 V ID , DRAIN CURRENT (A) 80 7V ID, DRAIN CURRENT (A) GS =1 0 V 100 PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX TC = 25oC 40 VGS = 5V 20 -55oC 25oC 175oC 60 40 20 VGS = 4V 0 0 0 2 4 6 8 VDS, DRAIN TO SOURCE VOLTAGE (V) FIGURE 5. SATURATION CHARACTERISTICS 4-452 10 0 2 4 6 8 VGS , GATE TO SOURCE VOLTAGE (V) FIGURE 6. TRANSFER CHARACTERISTICS 10 RFG40N10, RFP40N10, RF1S40N10SM Typical Performance Curves 1.50 PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX VGS = 10V, ID = 40A 2.0 VGS = VDS ID = 250µA 1.25 NORMALIZED GATE THRESHOLD VOLTAGE 1.5 1.0 0.5 1.00 0.75 0.50 0.25 0 -50 0 50 100 150 0 -50 200 TJ, JUNCTION TEMPERATURE (oC) 50 100 150 200 TJ, JUNCTION TEMPERATURE (oC) FIGURE 7. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE 2.0 6000 ID = 250µA VGS = 0V, f = 1MHz CISS = CGS + CGD CRSS = CGD COSS ≈ CDS + CGD 5000 1.5 C, CAPACITANCE (pF) NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE 0 1.0 0.5 4000 CISS 3000 2000 COSS 1000 CRSS 0 0 -50 0 50 100 150 0 200 TJ, JUNCTION TEMPERATURE (oC) FIGURE 9. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE 10 10 VDD = BVDSS VDD = BVDSS 75 7.5 5.0 50 0.75 BVDSS 0.75 BVDSS 0.50 BVDSS 0.50 BVDSS 0.25 BVDSS 0.25 BVDSS 25 2.5 RL = 2.5Ω Ig(REF) = 2.25mA VGS = 10V 0 0 20 Ig(REF) Ig(ACT) t, TIME (µs) 80 Ig(REF) Ig(ACT) NOTE: Refer to Intersil Application Notes AN7254 and AN7260. FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT 4-453 15 20 25 FIGURE 10. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE 100 VDS, DRAIN TO SOURCE VOLTAGE (V) 5 VDS , DRAIN TO SOURCE VOLTAGE (V) VGS, GATE TO SOURCE VOLTAGE (V) NORMALIZED DRAIN TO SOURCE ON RESISTANCE 2.5 Unless Otherwise Specified (Continued) RFG40N10, RFP40N10, RF1S40N10SM Test Circuits and Waveforms VDS BVDSS L tP VARY tP TO OBTAIN REQUIRED PEAK IAS IAS + RG VDS VDD VDD - VGS DUT tP 0V IAS 0 0.01Ω tAV FIGURE 12. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 13. UNCLAMPED ENERGY WAVEFORMS tON tOFF td(ON) td(OFF) tf tr RL VDS 90% 90% + - VDD 10% 10% 0 DUT 90% RGS VGS VGS 0 50% 10% FIGURE 14. SWITCHING TIME TEST CIRCUIT 50% PULSE WIDTH FIGURE 15. RESISTIVE SWITCHING WAVEFORMS VDS VDD RL Qg(TOT) VDS VGS = 20V VGS Qg(10) + VDD DUT Ig(REF) VGS = 10V VGS - VGS = 2V 0 Qg(TH) Ig(REF) 0 FIGURE 16. GATE CHARGE TEST CIRCUIT 4-454 FIGURE 17. GATE CHARGE WAVEFORMS RFG40N10, RFP40N10, RF1S40N10SM All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web site http://www.intersil.com Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 4-455 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029