FAIRCHILD 100391QCX

Revised August 2000
100391
Low Power Single Supply Hex TTL-to-PECL Translator
General Description
Features
The 100391 is a hex translator for converting TTL logic levels to F100K PECL logic levels. The unique feature of this
translator, is the ability to do this translation using only one
+5V supply. The differential outputs allow each circuit to be
used as an inverting/non-inverting translator, or as a differential line driver. A common enable (E), when LOW, holds
all inverting outputs HIGH and all non-inverting inputs
LOW.
■ Operates from a single +5V supply
■ Differential PECL outputs
■ 2000V ESD protection
■ Companion chip to 100390 hex PECL-to-TTL translator
The 100391 is ideal for those mixed PECL/TTL applications which only have +5V supply available. When used in
the differential mode, the 100391, due to its high common
mode rejection, overcomes voltage gradients between the
TTL and PECL ground systems.
Ordering Code:
Order Number
Package Number
Package Description
100391SC
M24B
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100391PC
N24E
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100391QC
V28A
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100391QI
V28A
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Industrial Temperature Range (−40°C to +85°C)
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
24-Pin DIP and SOIC
28-Pin PLCC
Pin Descriptions
Pin Names
Description
D0 - D5
Data Inputs (TTL)
Q0 - Q5
Data Outputs (PECL)
Q0 - Q5
Inverting Data Outputs (PECL)
E
Enable Input (TTL)
© 2000 Fairchild Semiconductor Corporation
DS010939
www.fairchildsemi.com
100391 Low Power Single Supply Hex TTL-to-PECL Translator
July 1992
100391
Logic Symbol
Logic Diagram
Truth Table
Inputs
Outputs
Dn
E
Qn
Qn
H
H
H
L
L
H
L
H
H
L
L
H
L
L
L
H
H = HIGH Voltage Level
L = LOW Voltage Level
www.fairchildsemi.com
2
Storage Temperature (TSTG)
Pin Potential to Ground Pin (VCC)
Recommended Operating
Conditions
−65°C to +150 °C
+150 °C
Maximum Junction Temperature (TJ)
Case Temperature (TC)
−0.5V to +7.0V
−40°C to +85°C
Industrial
PECL Output Current
0°C to +85°C
Commercial
−50 mA
(DC Output HIGH)
TTL Input Voltage (Note 2)
−0.5V to +7.0V
TTL Input Current (Note 2)
−30 mA to + 5.0 mA
Supply Voltage (VCC)
4.5V to 5.5V
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum rating.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
ESD (Last Passing Voltage)
≥2000V
(Note 3)
100391
Absolute Maximum Ratings(Note 1)
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
Note 3: ESD testing conforms to MIL-STD-883, Method 3015.
Commercial Version
TTL-to-PECL DC Electrical Characteristics (Note 4)
VCC = +5.0V ± 10%, GND = 0V, TC = 0°C to +85°C
Min
Typ
Max
Units
VOH
Symbol
Output HIGH Voltage
Parameter
VCC− 1025
VCC− 955
VCC− 870
mV
VIN = VIH(max) or VIL (min)
VOL
Output LOW Voltage
VCC− 1890 VCC − 1705 VCC − 1620
mV
Loading with 50Ω to VCC − 2V
VOHC
Output HIGH Voltage
VCC − 1035
mV
Corner Point High
VOLC
Output LOW Voltage
VCC − 1610
Corner Point Low
mV
Conditions
VIN = VIH(min) or VIL (max)
Loading with 50Ω to VCC − 2V
VIH
Input HIGH Voltage
2.0
5.0
V
Over VTTL, VEE, TC Range
VIL
Input LOW Voltage
0
0.8
V
Over VTTL, VEE, TC Range
Input LOW Current
10
µA
VIN = +2.7V
Breakdown Test
20
µA
VIN = +5.5V
mA
VIN = +0.5V
IIH
IIL
VFCD
Input LOW Current
Dn
−0.8
E
−4.2
Input Clamp
−1.2
Diode Voltage
ICC
VCC Supply Current
32
69
V
IIN = −18 mA
mA
Inputs OPEN
Note 4: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional
noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under “worst case” conditions.
PDIP AC Electrical Characteristics
VCC = 5.0V ± 10%
Symbol
Parameter
tPLH
Propagation Delay
tPHL
Data to Output
tPLH
Propagation Delay
tPHL
Enable to Output
tTLH
Transition Time
tTHL
20% to 80%, 80% to 20%
TC = 0°C
TC = +25°C
TC = +85°C
Units
Conditions
Min
Max
Min
Max
Min
Max
0.30
1.40
0.35
1.30
0.40
1.30
ns
Figures 1, 2
0.40
1.50
0.45
1.40
0.50
1.40
ns
Figures 1, 2
0.35
1.70
0.35
1.70
0.35
1.70
ns
Figures 1, 2
3
www.fairchildsemi.com
100391
Commercial Version (Continued)
SOIC and PLCC AC Electrical Characteristics
VCC = 5.0V ± 10%
Symbol
Parameter
tPLH
Propagation Delay
tPHL
Data to Output
tPLH
Propagation Delay
tPHL
Enable to Output
tTLH
Transition Time
tTHL
20% to 80%, 80% to 20%
tOSHL
Maximum Skew Common Edge
Output-to-Output Variation
TC = 0°C
TC = +25°C
TC = +85°C
Units
Min
Max
Min
Max
Min
Max
0.30
1.40
0.35
1.30
0.40
1.30
ns
0.40
1.50
0.45
1.40
0.50
1.40
ns
0.35
1.70
0.35
1.70
0.35
1.70
ns
Conditions
Figures 1, 2
750
750
750
ps
PLCC Only
(Note 5)
700
700
700
ps
PLCC Only
(Note 5)
450
450
450
ps
PLCC Only
(Note 5)
525
525
525
ps
PLCC Only
(Note 5)
Data to Output Path
tOSLH
Maximum Skew Common Edge
Output-to-Output Variation
Data to Output Path
tOST
Maximum Skew Opposite Edge
Output-to-Output Variation
Data to Output Path
tPS
Maximum Skew
Pin (Signal) Transition Variation
Data to Output Path
Note 5: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH), or in opposite
directions both HL and LH (tOST). Parameters tOST and tPS guaranteed by design.
www.fairchildsemi.com
4
100391
Industrial Version
PLCC DC Electrical Characteristics (Note 6)
VCC = +5.0V ± 10%, GND = 0V
Symbol
Parameter
TC = −40°C
Min
TC = 0°C to +85°C
Max
Min
Units
Max
Conditions
VOH
Output HIGH Voltage
VCC− 1085
VCC − 870 VCC − 1025 VCC − 870
mV
VOL
Output LOW Voltage
VCC − 1830 VCC − 1575 VCC − 1830 VCC − 1620
mV
Loading with 50Ω to VCC − 2V
VOHC
Output HIGH Voltage
VCC − 1095
mV
VIN = VIH(min) or VIL(max)
VOLC
Output LOW Voltage
VIH
Input HIGH Voltage
2.0
5.0
VIL
Input LOW Voltage
0
0.8
VIH
Input HIGH Current
Breakdown Test
VCC − 1035
VIN = VIH(max) or VIL (min)
Loading with 50Ω to VCC − 2V
IIL
VFCD
VCC − 1610
mV
2.0
5.0
V
0
0.8
V
10
10
µA
VIN = +2.7V
20
20
µA
VIN = +5.5V
mV
VIN = +0.5V
V
IIN = −18 mA
mA
Inputs OPEN
Input LOW Current
Dn
−0.8
−0.8
E
−4.2
−4.2
−1.2
−1.2
Input Clamp
Diode Voltage
ICC
VCC − 1565
VCC Supply Current
29
69
29
69
Note 6: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional
noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under “worst case” conditions.
PLCC AC Electrical Characteristics
VCC = +5.0V ± 10%, GND = 0V
Symbol
Parameter
tPLH
Propagation Delay
tPHL
Data to Output
tPLH
Propagation Delay
tPHL
Enable to Output
tTLH
Transition Time
tTHL
20% to 80%, 80% to 20%
TC = −40°C
TC = +25°C
TC = +85°C
Units
Min
Max
Min
Max
Min
Max
0.20
1.50
0.35
1.30
0.40
1.30
ns
0.35
1.60
0.45
1.40
0.50
1.40
ns
0.35
1.70
0.35
1.70
0.35
1.70
ns
5
Conditions
Figures 1, 2
www.fairchildsemi.com
100391
Switching Waveforms
FIGURE 1. Propagation Delay, Cut-Off and Transition Times
Test Circuit
FIGURE 2. AC Test Circuit
Notes:
VCC = VCCA = +2V, GNDPECL = GNGTTL = 30.V
VIH = 0V, VIL = −3V
L1, L2 and L3 = equal length 50Ω impedance lines
RT = 50Ω terminator internal to scope
Decoupling 0.1 µF from GND to VCC, VEE and VTTL
All unused outputs are loaded with 50Ω to GND
CL = Fixture and stray capacitance ≤ 3 pF
www.fairchildsemi.com
6
100391
Physical Dimensions inches (millimeters) unless otherwise noted
28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M24B
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
Package Number N24E
7
www.fairchildsemi.com
100391 Low Power Single Supply Hex TTL-to-PECL Translator
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Package Number V28A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
user.
www.fairchildsemi.com
www.fairchildsemi.com
8