MAXIM MAX9376

19-2809; Rev 1; 10/09
LVDS/Anything-to-LVPECL/LVDS Dual Translator
The MAX9376 is a fully differential, high-speed,
LVDS/anything-to-LVPECL/LVDS dual translator
designed for signal rates up to 2GHz. One channel is
LVDS/anything-to-LVPECL translator and the other
channel is LVDS/anything-to-LVDS translator. The
MAX9376’s extremely low propagation delay and high
speed make it ideal for various high-speed network
routing and backplane applications.
The MAX9376 accepts any differential input signal within the supply rails and with minimum amplitude of
100mV. Inputs are fully compatible with the LVDS,
LVPECL, HSTL, and CML differential signaling standards. LVPECL outputs have sufficient current to drive
50Ω transmission lines. LVDS outputs conform to the
ANSI EIA/TIA-644 LVDS standard.
The MAX9376 is available in a 10-pin µMAX® package
and operates from a single +3.3V supply over the -40°C
to +85°C temperature range.
Features
o Guaranteed 2GHz Switching Frequency
o Accepts LVDS/LVPECL/Anything Inputs
o 421ps (typ) Propagation Delays
o 30ps (max) Pulse Skew
o 2psRMS (max) Random Jitter
o Minimum 100mV Differential Input to Guarantee
AC Specifications
o Temperature-Compensated LVPECL Output
o +3.0V to +3.6V Power-Supply Operating Range
o >2kV ESD Protection (Human Body Model)
Ordering Information
Applications
Backplane Logic Standard Translation
LVDS-to-LVPECL, LVPECL-to-LVDS
Up/Downconverters
PART
MAX9376EUB+
TEMP RANGE
PIN-PACKAGE
-40°C to +85°C
10 µMAX
+Denotes a lead(Pb)-free/RoHS-compliant package.
LANs
WANs
Pin Configuration
DSLAMs
DLCs
MAX9376
TOP VIEW
IN1 1
10 VCC
ANYTHING
LVDS
IN1
2
9
OUT1
OUT2
3
8
OUT1
OUT2
4
7
IN2
GND
5
6
IN2
LVPECL
ANYTHING
μMAX
Functional Diagram appears at end of data sheet.
µMAX is a registered trademark of Maxim Integrated Products, Inc.
________________________________________________________________ Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
MAX9376
General Description
MAX9376
LVDS/Anything-to-LVPECL/LVDS Dual Translator
ABSOLUTE MAXIMUM RATINGS
VCC to GND ...........................................................-0.3V to +4.1V
θJA in Still Air (Note 1) ............................................+180°C/W
Inputs (IN_, IN_) .........................................-0.3V to (VCC + 0.3V)
Junction Temperature ......................................................+150°C
IN to IN ................................................................................±3.0V
Storage Temperature Range .............................-65°C to +150°C
Continuous Output Current .................................................50mA
ESD Protection
Surge Output Current .......................................................100mA
Human Body Model (IN_, IN_, OUT_, OUT_) ..................≥2kV
Continuous Power Dissipation (TA = +70°C)
Soldering Temperature (10s) ...........................................+300°C
10-Pin µMAX (derate 5.6mW/°C above +70°C) ..........444mW
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(VCC = +3.0V to +3.6V, differential input voltage |VID| = 0.1V to 3.0V, input voltage (VIN, V IN) = 0 to VCC, input common-mode voltage
VCM = 0.05V to (VCC - 0.05V), LVPECL outputs terminated with 50Ω ±1% to (VCC - 2.0V), LVDS outputs terminated with 100Ω ±1%,
TA = -40°C to +85°C. Typical values are at VCC = +3.3V, |VID| = 0.2V, input common-mode voltage VCM = 1.2V, TA = +25°C, unless
otherwise noted.) (Notes 2, 3, 4)
PARAMETER
SYMBOL
CONDITIONS
-40°C
MIN
TYP
+25°C
MAX
MIN
TYP
+85°C
MAX
MIN
TYP
MAX
UNITS
DIFFERENTIAL INPUTS (IN_, IN_ )
Differential Input Threshold
VTHD
-100
+100
-100
+100
-100
+100
mV
Input Current
IIN,
I IN
VIN, V IN =
VCC or 0V
-20
+20
-20
+20
-20
+20
µA
Input Common-Mode
Voltage
VCM
Figure 1
0.05
VCC 0.05
0.05
VCC 0.05
0.05
VCC 0.05
V
LVPECL OUTPUTS (OUT1, OUT1)
Single-Ended Output High
Voltage
VOH
Figure 3
VCC - VCC - VCC - VCC - VCC - VCC - VCC - VCC - VCC 1.085 1.035 0.880 1.025 0.985 0.880 1.025 0.976 0.880
V
Single-Ended Output Low
Voltage
VOL
Figure 3
VCC - VCC - VCC - VCC - VCC - VCC - VCC - VCC - VCC 1.830 1.745 1.620 1.810 1.694 1.620 1.810 1.681 1.620
V
Differential Output Voltage
VOH VOL
Figure 3
595
710
VOD
Figure 2
250
366
450
|ΔVOD|
Figure 2
1.0
20
VOS
Figure 2
|ΔVOS|
Figure 2
1.0
20
1.0
20
VID = ±100mV,
one output GND,
other output open
or shorted to GND
19
24
18
24
595
710
250
352
450
1.0
20
595
710
mV
250
339
450
mV
1.0
20
mV
1.375
V
1.0
20
mV
18
24
mA
LVDS OUTPUTS (OUT2, OUT2 )
Differential Output Voltage
Change in Magnitude of
VOD Between
Complementary Output
States
Offset Common-Mode
Voltage
Change in Magnitude of
VOS Between
Complementary Output
States
Output Short-Circuit
Current, Either Output
Shorted to GND
2
|IOS|
1.125
1.375 1.125 1.250 1.375 1.125
_______________________________________________________________________________________
LVDS/Anything-to-LVPECL/LVDS Dual Translator
(VCC = +3.0V to +3.6V, differential input voltage |VID| = 0.1V to 3.0V, input voltage (VIN, V IN) = 0 to VCC, input common-mode voltage
VCM = 0.05V to (VCC - 0.05V), LVPECL outputs terminated with 50Ω ±1% to (VCC - 2.0V), LVDS outputs terminated with 100Ω ±1%,
TA = -40°C to +85°C. Typical values are at VCC = +3.3V, |VID| = 0.2V, input common-mode voltage VCM = 1.2V, TA = +25°C, unless
otherwise noted.) (Notes 2, 3, 4)
PARAMETER
SYMBOL
CONDITIONS
|IOSAB|
Output Short-circuit
Current, Outputs Shorted
Together
-40°C
MIN
+25°C
TYP
MAX
VID = ±100mV,
VOUT_+ = VOUT_-
4.0
All pins open
except VCC and
GND with LVDS
outputs (OUT2,
OUT2) loaded
with differential
100Ω
24
MIN
+85°C
TYP
MAX
12
4.0
40
29
MIN
UNITS
TYP
MAX
12
4.0
12
mA
40
31
40
mA
SUPPLY
Supply Current
ICC
AC ELECTRICAL CHARACTERISTICS
(VCC = +3.0V to +3.6V, differential input voltage |VID| = 0.1V to 1.2V, input frequency ≤ 1.34GHz, differential input transition time =
125ps (20% to 80%), input voltage (VIN, V IN) = 0 to VCC, input common-mode voltage (VCM) = 0.05V to (VCC - 0.05V), LVPECL outputs terminated with 50Ω ±1% to (VCC - 2.0V), LVDS outputs terminated with 100Ω ±1%, TA = -40°C to +85°C. Typical values are at
VCC = +3.3V, |VID| = 0.2V, input common-mode voltage VCM = 1.2V, TA = +25°C, unless otherwise noted.) (Note 5)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
LVPECL OUTPUTS
Switching Frequency
fMAX
VOH - VOL ≥ 250mV
2.0
2.5
Propagation Delay Low to High
tPLH
Figure 3
250
421
600
Propagation Delay High to Low
tPHL
Figure 3
250
421
600
ps
Pulse Skew |tPLH - tPHL|
Output Low-to-High Transition
tSKEW
6
30
ps
ps
Figure 3 (Note 6)
GHz
ps
tR
Figure 3
116
220
Output High-to-Low Transition
tF
Figure 3
119
220
ps
Added Random Jitter
tRJ
fIN = 1.34GHz (Note 7)
0.7
2
ps(RMS)
LVDS OUTPUTS
Switching Frequency
fMAX
VOD ≥ 250mV
2.0
2.5
Propagation Delay Low to High
tPLH
Figure 3
250
363
600
tPHL
Figure 3
250
Propagation Delay High to Low
Pulse Skew |tPLH - tPHL|
tSKEW
GHz
ps
367
600
ps
Figure 3 (Note 6)
5
30
ps
Output Low-to-High Transition
Time (20% to 80%)
tR
Figure 2
93
220
ps
Output High-to-Low Transition
Time (20% to 80%)
tF
Figure 2
91
220
ps
_______________________________________________________________________________________
3
MAX9376
DC ELECTRICAL CHARACTERISTICS (continued)
AC ELECTRICAL CHARACTERISTICS (continued)
(VCC = +3.0V to +3.6V, differential input voltage |VID| = 0.1V to 1.2V, input frequency ≤ 1.34GHz, differential input transition time =
125ps (20% to 80%), input voltage (VIN, V IN) = 0 to VCC, input common-mode voltage (VCM) = 0.05V to (VCC - 0.05V), LVPECL outputs terminated with 50Ω ±1% to (VCC - 2.0V), LVDS outputs terminated with 100Ω ±1%, TA = -40°C to +85°C. Typical values are at
VCC = +3.3V, |VID| = 0.2V, input common-mode voltage VCM = 1.2V, TA = +25°C, unless otherwise noted.) (Note 5)
PARAMETER
SYMBOL
Added Random Jitter
tRJ
CONDITIONS
MIN
fIN = 1.34GHz (Note 7)
TYP
MAX
UNITS
0.8
2
ps(RMS)
Note 2: Measurements are made with the device in thermal equilibrium. All voltages are referenced to ground except VTHD, VID,
VOD, and ΔVOD.
Note 3: Current into a pin is defined as positive. Current out of a pin is defined as negative.
Note 4: DC parameters production tested at TA = +25°C and guaranteed by design and characterization over the full operating
temperature range.
Note 5: Guaranteed by design and characterization, not production tested. Limits are set at ±6 sigma.
Note 6: tSKEW is the magnitude difference of differential propagation delays for the same output under same conditions; tSKEW =
|tPHL - tPLH|.
Note 7: Device jitter added to the input signal.
Typical Operating Characteristics
(VCC = +3.3V, differential input voltage |VID| = 0.2V, VCM = 1.2V, input frequency = 500MHz, LVPECL outputs terminated with 50Ω
±1% to VCC - 2.0V, LVDS outputs terminated with 100Ω ±1%, TA = +25°C, unless otherwise noted.)
OUTPUT AMPLITUDE
vs. FREQUENCY
SUPPLY CURRENT
vs. FREQUENCY
800
OUTPUT AMPLITUDE (mV)
40
30
20
MAX9376 toc02
LVPECL OUTPUTS
UNLOADED
10
LVPECL
700
600
500
LVDS
400
300
0
0
500
1000
1500
0
2000
500
480
tPLH (LVPECL)
tPHL (LVPECL)
420
400
tPLH (LVDS)
380
360
tPHL (LVDS)
340
130
tF (LVPECL)
2000
120
110
tR (LVPECL)
tF (LVDS)
100
90
tR (LVPECL)
80
320
70
300
-40
-15
10
35
TEMPERATURE (°C)
4
140
OUTPUT RISE/FALL TIME (ps)
MAX9376 toc03
500
440
1500
OUTPUT RISE/FALL TIME
vs. TEMPERATURE
PROPAGATION DELAY
vs. TEMPERATURE
460
1000
FREQUENCY (MHz)
FREQUENCY (MHz)
MAX9376 toc04
SUPPLY CURRENT (mA)
900
MAX9376 toc01
50
PROPAGATION DELAY (ps)
MAX9376
LVDS/Anything-to-LVPECL/LVDS Dual Translator
60
85
-40
-15
10
35
TEMPERATURE (°C)
_______________________________________________________________________________________
60
85
LVDS/Anything-to-LVPECL/LVDS Dual Translator
PIN
NAME
1
IN1
Differential LVDS/Anything Noninverting Input 1
FUNCTION
2
IN1
Differential LVDS/Anything Inverting Input 1
3
OUT2
Differential LVDS Noninverting Output 2. Terminate with 100Ω ±1% to OUT2.
4
OUT2
Differential LVDS Inverting Output 2. Terminate with 100Ω ±1% to OUT2.
5
GND
Ground
6
IN2
Differential LVDS/Anything Inverting Input 2
7
IN2
Differential LVDS/Anything Noninverting Input 2
8
OUT1
Differential LVPECL Inverting Output. Terminate with 50Ω ±1% to VCC - 2V.
9
OUT1
Differential LVPECL Noninverting Output. Terminate with 50Ω ±1% to VCC - 2V.
10
VCC
Positive Supply. Bypass from VCC to GND with 0.1µF and 0.01µF ceramic capacitors. Place
the capacitors as close to the device as possible with the smaller value capacitor closest to
the device.
Detailed Description
The MAX9376 is a fully differential, high-speed,
LVDS/anything-to-LVPECL/LVDS dual translator
designed for signal rates up to 2GHz. One channel is
LVDS/anything-to-LVPECL translator and the other
channel is LVDS/anything-to-LVDS translator. The
MAX9376’s extremely low propagation delay and high
speed make it ideal for various high-speed network
routing and backplane applications.
The MAX9376 accepts any differential input signal within the supply rails and with a minimum amplitude of
100mV. Inputs are fully compatible with the LVDS,
LVPECL, HSTL, and CML differential signaling standards. LVPECL outputs have sufficient current to drive
50Ω transmission lines. LVDS outputs conform to the
ANSI EIA/TIA-644 LVDS standard.
Inputs
Inputs have a wide common-mode range of 0.05V to
VCC - 0.05V, which accommodates any differential signals within rails, and requires a minimum of 100mV to
switch the outputs. This allows the MAX9376 inputs to
support virtually any differential signaling standard.
LVPECL Outputs
The MAX9376 LVPECL outputs are emitter followers
that require external resistive paths to a voltage source
(VT = VCC - 2.0V typ) more negative than worst-case
VOL for proper static and dynamic operation. When
properly terminated, the outputs generate steady-state
voltage levels, VOL or VOH with fast transition edges
between state levels. Output current always flows into
the termination during proper operation.
LVDS Outputs
The MAX9376 LVDS outputs require a resistive load to
terminate the signal and complete the transmission
loop. Because the device switches current and not voltage, the actual output voltage swing is determined by
the value of the termination resistor. With a 3.5mA typical output current, the MAX9376 produces an output
voltage of 350mV when driving a 100Ω load.
_______________________________________________________________________________________
5
MAX9376
Pin Description
MAX9376
LVDS/Anything-to-LVPECL/LVDS Dual Translator
Applications Information
VCC
LVPECL Output Termination
VID
VCM (MAX)
VID
VCM (MIN)
Terminate the MAX9376 LVPECL outputs with 50Ω to
(VCC - 2V) or use equivalent Thevenin terminations.
Terminate OUT1 and OUT1 with identical termination
on each for low output distortion. When a single-ended
signal is taken from the differential output, terminate
both OUT1 and OUT1.
Ensure that output currents do not exceed the current
limits as specified in the Absolute Maximum Ratings.
Under all operating conditions, the device’s total thermal limits should be observed.
GND
Figure 1. Input Definition
LVDS Output Termination
RL / 2
OUT2
DRV
VOD
OUT2
VOS
RL / 2
CL
CL
GND
VOD(+)
80%
80%
0V
VOD(-)
20%
20%
OUT2 - OUT2
tR
tF
The MAX9376 LVDS outputs are current-steering
devices; no output voltage is generated without a termination resistor. The termination resistors should match
the differential impedance of the transmission line.
Output voltage levels are dependent upon the value of
the termination resistor. The MAX9376 is optimized for
point-to-point interface with 100Ω termination resistors
at the receiver inputs. Termination resistance values
may range between 90Ω and132Ω, depending on the
characteristic impedance of the transmission medium.
Supply Bypassing
Bypass VCC to ground with high-frequency surfacemount ceramic 0.1µF and 0.01µF capacitors. Place the
capacitors as close to the device as possible with the
0.01µF capacitor closest to the device pins.
Traces
Figure 2. LVDS Output Load and Transition Times
IN
VID OR (VIH - VIL)
0V DIFFERENTIAL
IN
tPHL
tPLH
VOH
OUT
VOD OR (VOH - VOL)
VOL
OUT
80%
80%
Circuit board trace layout is very important to maintain
the signal integrity of high-speed differential signals.
Maintaining integrity is accomplished in part by reducing signal reflections and skew, and increasing common-mode noise immunity.
Signal reflections are caused by discontinuities in the
50Ω characteristic impedance of the traces. Avoid discontinuities by maintaining the distance between differential traces, not using sharp corners or using vias.
Maintaining distance between the traces also increases
common-mode noise immunity. Reducing signal skew
is accomplished by matching the electrical length of
the differential traces.
+VOD OR +(VOH - VOL)
DIFFERENTIAL OUTPUT
WAVEFORM
OUT - OUT
0V DIFFERENTIAL
-VOD OR -(VOH - VOL)
20%
tR
20%
tF
Figure 3. Differential Input-to-Output Propagation Delay Timing
Diagram
6
_______________________________________________________________________________________
LVDS/Anything-to-LVPECL/LVDS Dual Translator
PROCESS: Bipolar
For the latest package outline information and land patterns, go
to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in
the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
PACKAGE TYPE
PACKAGE CODE
DOCUMENT NO.
10µMAX
U10+2
21-0061
_______________________________________________________________________________________
7
MAX9376
Package Information
Chip Information
MAX9376
LVDS/Anything-to-LVPECL/LVDS Dual Translator
Revision History
REVISION
NUMBER
REVISION
DATE
0
4/03
Initial release
1
10/09
Updated Ordering Information and Absolute Maximum Ratings
DESCRIPTION
PAGES
CHANGED
—
1, 2
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
8 _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
© 2009 Maxim Integrated Products
Maxim is a registered trademark of Maxim Integrated Products, Inc.