M62501P/FP PWM IC for the Synchronized Deflection System Control REJ03D0857-0200 Rev.2.00 Jun 14, 2006 General Description The M62501P/FP is a controller for a deflection system of CRT display monitors. It performs a stable PWM control over a wide fluctuation of external signals, thanks to the built-in trigger mode oscillator. The IC is suitable for an application to a high voltage drive of monitors because of its following circuits and functions; • low voltage malfunction protection circuit, • over or under voltage protection circuit for a control line, • soft-start function. It is also applicable to a horizontal output correction. Features • PWM output synchronized with external signals • Wide pulse width modulation control frequency 15 kHz to 150 kHz • Soft start function • The under voltage output malfunction protection circuit start VCC > 9 V stop VCC < 6 V • Built-in over voltage protection (OVP) and under voltage protection (UVP) control Application CRT display monitor Block Diagram FB 13 IN− 12 IN+ 11 VREF BO 10 BI 9 + DTC 14 15 − VCC VREF + GND 16 Amp Amp − − Comp − + Latch VREF AGC Comp − − + − GEN + Comp UVLO 0.5 V 1 PWM OUT 2 VCC Rev.2.00 Jun 14, 2006 page 1 of 10 3 TIN 4 COSC 5 CAGC 6 POUT 7 OVP 8 UVP M62501P/FP Pin Arrangement M62501P/FP PWM OUT 1 16 GND VCC 2 15 VREF TIN 3 14 DTC COSC 4 13 FB CAGC 5 12 IN− P. OUT 6 11 IN+ OVP 7 10 BO UVP 8 9 BI (Top view) Outline: PRDP0016AA-A (16P4) [P] PRSP0016DA-A (16P2S-A) [FP] Terminal Number and The Facility PIN No. Symbol Functional Description 1 2 PWM OUT VCC PWM output Power supply 3 4 TIN COSC Trigger input Setting oscillating frequency 5 6 CAGC P.OUT AGC setting Error signal output 7 8 OVP UVP Input of over voltage protection Input of under voltage protection 9 10 BI BO Positive input of buffer Amp. Output of buffer Amp. 11 12 IN+ IN− Positive input of Op-Amp. Negative input of Op-Amp. 13 14 FB DTC Output of Op-Amp. Dead time control (Soft start function) 15 16 VREF GND Output of reference voltage (5 V) Ground Absolute Maximum Ratings (Ta = 25°C, unless otherwise noted) Supply voltage Item Symbol VCC Ratings 15 Unit V Output voltage Output current VOUT IOUT 15 ±100 V mA Error amplifier input common mode voltage Error amplifier differential input voltage VICM VID −0.3 to VCC VCC V V Power dissipation Pd P 1200 FP 650 mW Thermal derating Kθ P 9.6 FP 5.2 mW/°C Operating temperature Storage temperature Topr Tstg Rev.2.00 Jun 14, 2006 page 2 of 10 −20 to +75 −40 to +150 °C °C Conditions Ta ≥ 25°C M62501P/FP Electrical Characteristics (VCC = 12 V, TIN = 40 kHz, Ta = 25°C, unless otherwise noted) Block Item Symbol Limits Typ Max Unit 20 14 V mA 5.00 1.0 5.20 10 V mV 2.0 20 mV 0.01 %/°C −30 mA −30 7 mA mV IIb IIO −100 −100 100 nA nA VICM −0.3 VCC − 2 V AV 70 110 dB SR VOR 0.3 4 VREF − 1.5 V/µs V Output sink current Output source current Isink Isource 10 −10 mA mA Input bias current Slew rate Ib SR −20 4 nA V/µs Output voltage Output sink current VOR Isink 0.3 2 VCC − 2.5 V mA Output source current Oscillation frequency Isource fOSC 15 −10 150 mA kHz The oscillator waveform bound voltage The oscillator waveform lower limit voltage VOSC H 3.5 V VOSC L 1.5 V High level of TIN Low level of TIN VTIN H VTIN L 2.5 VCC 1.0 V V PWM output section Output saturation voltage L Output saturation voltage H Vsat L Vsat H 9.5 0.7 10.5 1.4 V V UVLO section ON threshold voltage OFF threshold voltage VTH ON VTH OFF 8.0 5.4 9.0 6.0 10.0 6.6 V V OVP section OVP terminal threshold voltage OVP terminal input current VTH OVP 4.75 5.00 5.25 V IIN OVP 1.0 µA UVP section Input offset voltage UVP terminal input current VUVPO IIN UVP 7 1.0 mV µA P.OUT section Output saturation voltage Output leakage current Vsat IL 0.4 1.0 V µA All device Range of power supply Circuit current VCC ICC Reference voltage section Reference voltage Input regulation VREF Reg-in Load regulation Reg-L Reference voltage thermal coefficient Maximum reference current TCVREF IREF MAX Short-circuit current Input offset voltage Is VIO Input bias current Input offset current Common mode input voltage range Open loop transmission gain Slew rate Output voltage range Error Amp. Buffer Amp. Oscillator Rev.2.00 Jun 14, 2006 page 3 of 10 Min VCC OFF 4.80 Test Conditions Output off mode IREF = −5 mA VCC = 7 to 14 V IREF = −5 mA IREF = 0 to −5 mA IO = 100 mA IO = −100 mA IPO = 10 mA VPO = 12 V M62501P/FP Terminal Functional Description and Equivalent Circuit Terminal No. 1 Symbol PWM OUT Function and Terminal Circumscription Circuitry PWM output terminal • The PWM output synchronized with the TIN input. • Output "H" level = 10.5 V typ (The output load current: −100 mA, VCC = 12 V) 2 VCC 1 PWM OUT • Output "L" level = 0.7 V typ (The output load current: +100 mA, VCC = 12 V) 2 VCC Power supply terminal 3 TIN Trigger input terminal • Frequency range 15 kHz to 150 kHz 16 GND VCC 2 15 VREF • It takes in a start edge. TIN 3 TIN input waveform Max 2.5 V Min 1.0 V 16 GND 4 COSC Cosc terminal • It generates a saw wave by connecting capacitor between 4-pin and GND. • Recommended capacitor value is 1000 pF. 5 CAGC CAGC terminal • It sets up sensitivity of AGC by connecting capacitor between 5-pin and GND. • Recommended capacitor value is 1 µF. VREF 15 COSC 4 5 GND 16 Rev.2.00 Jun 14, 2006 page 4 of 10 CAGC M62501P/FP Terminal No. Symbol 6 P.OUT Function and Terminal Circumscription Circuitry The abnormal state detection output terminal 2 VCC • The output becomes "H" from "L" when an abnormality is detected • • • in the OVP or UVP terminal. Then the PWM output terminal becomes "H" settlement, too. Do OFF of power supply (VCC) to remove latch of abnormal state. In abnormal state detection; Output "H" level = 10.5 V typ (The output load current: no-load, VCC = 12 V) Output "L" level = 1.5 V typ 6 P. OUT (The output load current: −1 mA, VCC = 12 V) In normal state ; Output "L" level = 0.4 V typ 16 GND (The output load current: +10 mA, VCC = 12 V) 7 OVP 8 UVP Over voltage protection of the control line (OVP) • Setting terminal voltage; GND ≤ VOVP < VREF Under voltage protection of the control line (UVP) • Setting terminal voltage; GND ≤ VUVP < VOVP VCC 2 VREF 15 UVP 8 OVP 7 GND 16 To latch Input 9 10 BI BO Note: lt is connected to GND when the abnormal detection terminal is not used. The input terminal of a buffer Amp. (BI) VCC 2 The output terminal of a buffer Amp. (BO) BI Rev.2.00 Jun 14, 2006 page 5 of 10 9 10 BO M62501P/FP Terminal No. 11 12 Symbol IN+ IN− Function and Terminal Circumscription Circuitry Positive input terminal of an Op-Amp. (IN+) Negative input terminal of an Op-Amp. (IN−) VCC 2 IN+ 11 13 14 FB DTC 12 IN− Output terminal of an Op-Amp. (FB) Dead time control terminal (DTC) • It can do soft start during power-on under keeping time constant. 15 VREF DTC 14 COSC FB 13 4 PWM comparator section 16 GND 15 VREF Reference voltage terminal • 5 V output voltage VCC 2 (The terminal can begin to take outside connected load 5 mA.) 15 VREF − + GND 16 16 GND Ground terminal Rev.2.00 Jun 14, 2006 page 6 of 10 M62501P/FP Timing Chart PWM OUT ON Duty is fixed in the voltage of higher one between DTC terminal and FB terminal voltage. TIN DTC FB PWM OUT • Waveform at "H" was taken from "L", and having put TIN up. (PWM output is fixed in "H", too when fix TIN terminal in "H") TIN PWM OUT Approximately 150 µs • Waveform at "L" was taken from "H", and having put TIN up. (PWM output is fixed in "L", too when fix TIN terminal in "L") TIN PWM OUT Rev.2.00 Jun 14, 2006 page 7 of 10 M62501P/FP M62501 Application IN− IN+ R2 C5 C2 R1 VCC VREF 10 9 R3 C4 D1 15 BI C3 VR1 16 BO R4 14 13 12 11 + + − − Comp − + Latch VREF UVLO GEN AGC 4 5 + + 7 8 OVP UVP VCC 1 2 3 COSC PWM OUT TIN 6 CAGC P. OUT C1 C1, C2: Stabilization capacitors of VCC and VREF. VR1: It is decided considering a load capacity of VREF. (A load capacity is approximately 5 mA.) Recommended value is around 10 kΩ. C3, Dl: They are for the soft start function. A time constant is decided considering VR1. CAGC: This capacitor is for stabilization of AGC. A larger capacitor improves a stability of the system, however a system response is degraded. Recommended value is around 1 µF. COSC: This capacitor is for a saw wave generation. Recommended value is around 1000 pF. R1, R2, R3, R4, C4, C5: They are for a gain setting of the error Amp. R2 should be several kΩ to dozens of kΩ to set a voltage gain 20 dB to 40 dB at f = 1 kHz, so that the feed back loop is stable. When the voltage gain is too low, it causes jitter. Recommended values of C4, C5 and R1 are ; C4 = dozens of pF to several hundreds pF C5 = several thousands pF to tens of thousands pF R1 = dozens of kΩ to several hundreds kΩ. Note: Connect 7-pin and 8-pin terminal to GND when don't use under voltage protection. (UVP) Rev.2.00 Jun 14, 2006 page 8 of 10 M62501P/FP Example of Application Circuit IN− 16 15 14 13 12 11 10 + VCC 9 + VREF − − Comp − + Latch VREF UVLO GEN AGC 4 5 + + 7 8 VCC 1 2 3 COSC TIN Rev.2.00 Jun 14, 2006 page 9 of 10 6 CAGC P. OUT M62501P/FP Package Dimensions RENESAS Code PRDP0016AA-A Previous Code 16P4 MASS[Typ.] 1.0g 9 1 8 c *1 E 16 e1 JEITA Package Code P-DIP16-6.3x19-2.54 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. *2 D e1 D E A A1 A2 bp b2 b3 c L A1 A A2 Reference Symbol *3 e b3 *3 bp b2 SEATING PLANE e L JEITA Package Code P-SOP16-4.4x10-1.27 RENESAS Code PRSP0016DA-A Previous Code 16P2S-A Min 7.32 18.8 6.15 Nom 7.62 19.0 6.3 Max 7.92 19.2 6.45 4.5 0.51 0.4 0.9 1.4 0.22 0° 2.29 3.0 3.3 0.5 1.0 1.5 0.27 2.54 0.6 1.3 1.8 0.34 15° 2.79 MASS[Typ.] 0.15g 9 E HE 16 Dimension in Millimeters *1 F NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. 1 A2 8 Index mark A1 c D A L *2 *3 e y bp Detail F Reference Symbol D E A2 A1 A bp c HE e y L Rev.2.00 Jun 14, 2006 page 10 of 10 Dimension in Millimeters Min Nom Max 9.8 10.0 10.2 4.2 4.4 4.6 1.5 0.05 1.9 0.35 0.4 0.5 0.13 0.15 0.2 0° 10° 5.9 6.2 6.5 1.07 1.27 1.47 0.1 0.2 0.4 0.6 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 © 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .6.0