Si53302-B-GM - Silicon Labs

Si53302
1 : 1 0 L OW J I T T E R U NIVERSAL B U FF E R /L EVEL
T RANSLATOR WITH 2 : 1 I NPUT M UX
Features
Ordering Information:
See page 29.
Applications
34
37
35
36
38
39
40
41
The Si53302 is an ultra low jitter ten output differential buffer with pin-selectable
output clock signal format and divider selection. The Si53302 features a 2:1 mux
with glitchless switching, making it ideal for redundant clocking applications. The
Si53302 utilizes Silicon Laboratories' advanced CMOS technology to fanout
clocks from 1 to 725 MHz with guaranteed low additive jitter, low skew, and low
propagation delay variability. The Si53302 features minimal cross-talk and
provides superior supply noise rejection, simplifying low jitter clock distribution in
noisy environments. Independent core and output bank supply pins provide
integrated level translation without the need for external circuitry.
42
Description
DIVA
SFOUTA[1]
SFOUTA[0]
Q2
Q2
GND
Q1
Q1
Q0
Q0
NC
43

1
33
2
32
3
31
4
30
5
29
GND PAD
6
7
28
27
8
26
9
25
10
24
11
23
21

Si53302
44


DIVB
SFOUTB[1]
SFOUTB[0]
Q7
Q7
NC
Q8
Q8
Q9
Q9
CLK_SEL
22


Storage
Telecom
Industrial
Servers
Backplane clock distribution
VDDOA
Q3
Q3
Q4
Q4
GND
Q5
Q5
Q6
Q6
VDDOB


12

Pin Assignments
High-speed clock distribution
Ethernet switch/router
Optical Transport Network (OTN)
SONET/SDH
PCI Express Gen 1/2/3
VDD
LOS0
CLK0
CLK0
OEA
VREF
OEB
CLK1
CLK1
LOS1
GND

20

19

17

16

18

Independent VDD and VDDO:
1.8/2.5/3.3 V
1.2/1.5 V LVCMOS output support
Excellent power supply noise
rejection (PSRR)
Selectable LVCMOS drive strength to
tailor jitter and EMI performance
Loss of signal (LOS) monitors for
loss of input clock
Small size: 44-QFN (7 mm x 7 mm)
RoHS compliant, Pb-free
 Industrial temperature range:
–40 to +85 °C
15

10 differential or 20 LVCMOS outputs
Ultra-low additive jitter: 45 fs rms
Wide frequency range: 1 to 725 MHz 
Any-format input with pin selectable 
output formats: LVPECL, Low Power
LVPECL, LVDS, CML, HCSL,

LVCMOS
2:1 clock input mux

Glitchless input clock switching
Synchronous output enable

Output clock division: /1, /2, /4

13

14

Patents pending
Functional Block Diagram
VDD
Vref
LOS0
LOS1
Vref
Generator
DIVA
Power
Supply
Filtering
VDDOA
SFOUTA[1:0]
OEA
LOS
Monitor
Q0, Q1, Q2, Q3, Q4
DivA
/Q0, /Q1, /Q2, /Q3, /Q4
CLK0
Bank A
CLK0
DIVB
VDDOB
CLK1
SFOUTB[1:0]
OEB
Q5, Q6, Q7, Q8, Q9
CLK1
DivB
CLK_SEL
Rev. 1.1 9/14
Switching
Logic
/Q5, /Q6, /Q7, /Q8, /Q9
Bank B
Copyright © 2014 by Silicon Laboratories
Si53302
Si53302
TABLE O F C ONTENTS
Section
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.1. Universal, Any-Format Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.2. Input Bias Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.3. Input Clock Voltage Reference (VREF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.4. Universal, Any-Format Output Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.5. Glitchless Clock Input Switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.6. Synchronous Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.7. Flexible Output Divider . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.8. Input Mux and Output Enable Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.9. Loss of Signal (LOS) Indicator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.10. Power Supply (VDD and VDDOX) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.11. Output Clock Termination Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.12. AC Timing Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
2.13. Typical Phase Noise Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
2.14. Input Mux Noise Isolation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.15. Power Supply Noise Rejection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3. Pin Description: 44-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5. Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
5.1. 7x7 mm 44-QFN Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
6. PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
6.1. 7x7 mm 44-QFN Package Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
7. Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
7.1. Si53302 Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
7.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
2
Rev. 1.1
Si53302
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Ambient Operating
Temperature
Supply Voltage Range*
Output Buffer Supply
Voltage*
Symbol
Test Condition
Min
Typ
Max
Unit
–40
—
85
°C
1.71
1.8
1.89
V
2.38
2.5
2.63
V
2.97
3.3
3.63
V
LVPECL, low power LVPECL,
LVCMOS
2.38
2.5
2.63
V
2.97
3.3
3.63
V
HCSL
2.97
3.3
3.63
V
LVDS, CML, LVCMOS
1.71
1.8
1.89
V
2.38
2.5
2.63
V
2.97
3.3
3.63
V
2.38
2.5
2.63
V
2.97
3.3
3.63
V
2.97
3.3
3.63
V
TA
VDD
VDDOX
LVDS, CML
LVPECL, low power LVPECL
HCSL
*Note: Core supply VDD and output buffer supplies VDDO are independent. LVCMOS clock input is not supported for VDD =
1.8V but is supported for LVCMOS clock output for VDDOX = 1.8V. LVCMOS outputs at 1.5V and 1.2V can be
supported via a simple resistor divider network. See “2.11.1. LVCMOS Output Termination To Support 1.5V and 1.2V”
Table 2. Input Clock Specifications
(VDD=1.8 V  5%, 2.5 V  5%, or 3.3 V  10%, TA=–40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Differential Input Common
Mode Voltage
VCM
VDD = 2.5 V 5%, 3.3 V 10%
0.05
—
—
V
Differential Input Swing
(peak-to-peak)
VIN
0.2
—
2.2
V
LVCMOS Input High Voltage
VIH
VDD = 2.5 V 5%, 3.3 V 10%
VDD x 0.7
—
—
V
LVCMOS Input Low Voltage
VIL
VDD = 2.5 V 5%, 3.3 V 10%
—
—
VDD x
0.3
V
Input Capacitance
CIN
CLK0 and CLK1 pins with
respect to GND
—
5
—
pF
Rev. 1.1
3
Si53302
Table 3. DC Common Characteristics
(VDD = 1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)
Parameter
Supply Current
Output Buffer
Supply Current
(Per Clock Output)
@100 MHz (diff)
@200 MHz (CMOS)
Symbol
Test Condition
Min
Typ
Max
Unit
—
65
100
mA
LVPECL (3.3 V)
—
35
—
mA
Low Power LVPECL (3.3 V)*
—
35
—
mA
LVDS (3.3 V)
—
20
—
mA
CML (3.3 V)
—
30
—
mA
HCSL, 100 MHz, 2 pF load (3.3 V)
—
35
—
mA
CMOS (1.8 V, SFOUT = Open/0),
per output, CL = 5 pF, 200 MHz
—
5
—
mA
CMOS (2.5 V, SFOUT = Open/0),
per output, CL = 5 pF, 200 MHz
—
8
—
mA
CMOS (3.3 V, SFOUT = 0/1),
per output, CL = 5 pF, 200 MHz
—
15
—
mA
IDD
IDDOX
Input Clock Voltage
Reference
VREF
VREF pin
IREF = +/-500 A
—
VDD/2
—
V
Input High Voltage
VIH
SFOUTx, DIVx
CLK_SEL, OEx
0.8 x
VDD
—
—
V
Input Mid Voltage
VIM
SFOUTx, DIVx
3-level input pins
0.45 x
VDD
0.5 x
VDD
0.55 x
VDD
V
Input Low Voltage
VIL
SFOUTx, DIVx
CLK_SEL, OEx
—
—
0.2 x
VDD
V
Output Voltage High
(LOSx)
VOH
IDD = –1 mA
0.8xVDD
—
—
V
Output Voltage Low
(LOSx)
VOL
IDD = 1 mA
—
—
0.2xVDD
V
RDOWN
CLK_SEL, DIVx, SFOUTx
—
25
—
k
RUP
OEx, DIVx, SFOUTx
—
25
—
k
Internal Pull-down
Resistor
Internal Pull-up
Resistor
*Note: Low-power LVPECL mode supports an output termination scheme that will reduce overall system power.
4
Rev. 1.1
Si53302
Table 4. Output Characteristics (LVPECL)
(VDDOX = 2.5 V ± 5%, or 3.3 V ± 10%,TA = –40 to 85 °C)
Parameter
Symbol
Output DC Common Mode
Voltage
Min
Typ
Max
Unit
VCOM
VDDOX – 1.595
—
VDDOX – 1.245
V
VSE
0.55
0.80
1.050
V
Single-Ended
Output Swing*
Test Condition
*Note: Unused outputs can be left floating. Do not short unused outputs to ground.
Table 5. Output Characteristics (Low Power LVPECL)
(VDDOX = 2.5 V ± 5%, or 3.3 V ± 10%,TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Output DC Common
Mode Voltage
VCOM
RL = 100 across Qn and Qn
VDDOX – 1.895
VSE
RL = 100 across Qn and Qn
0.25
Single-Ended
Output Swing
Typ
0.60
Max
Unit
VDDOX – 1.275
V
0.85
V
Table 6. Output Characteristics—CML
(VDDOX = 1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Single-Ended Output
Swing
VSE
Terminated as shown in Figure 9
(CML termination).
300
400
550
mV
Table 7. Output Characteristics—LVDS
(VDDOX = 1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Single-Ended Output
Swing
VSE
RL = 100 Ω across QN and QN
247
—
490
mV
Output Common
Mode Voltage
(VDDO = 2.5 V or
3.3V)
VCOM1
VDDOX = 2.38 to 2.63 V, 2.97 to
3.63 V, RL = 100 Ω across QN
and QN
1.10
1.25
1.35
V
Output Common
Mode Voltage
(VDDO = 1.8 V)
VCOM2
VDDOX = 1.71 to 1.89 V,
RL = 100 Ω across QN
and QN
0.85
0.97
1.25
V
Rev. 1.1
5
Si53302
Table 8. Output Characteristics—LVCMOS
(VDDOX = 1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)
Parameter
Symbol
Output Voltage High*
Output Voltage Low*
Test Condition
Min
Typ
Max
Unit
VOH
0.75 x VDDOX
—
—
V
VOL
—
—
0.25 x VDDOX
V
*Note: IOH and IOL per the Output Signal Format Table for specific VDDOX and SFOUTx settings.
Table 9. Output Characteristics—HCSL
(VDDOX = 3.3 V ± 10%, TA = –40 to 85 °C))
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Output Voltage High
VOH
RL = 50 Ω to GND
550
700
900
mV
Output Voltage Low
VOL
RL = 50 Ω to GND
–150
0
150
mV
Single-Ended
Output Swing
VSE
RL = 50 Ω to GND
550
700
850
mV
Crossing Voltage
VC
RL = 50 Ω to GND
250
350
550
mV
Table 10. AC Characteristics
(VDD = VDDOX = 1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)
Parameter
LOSx Clear Time
LOSx Activation Time
Frequency
Duty Cycle
Note: 50% input duty cycle.
Symbol
Test Condition
Min
Typ
Max
Unit
TLOSCLR
F < 100 MHz
—
Tper+15
—
ns
F > 100 MHz
—
25
—
ns
—
15
—
µs
LVPECL, low power LVPECL, LVDS,
CML, HCSL
1
—
725
MHz
LVCMOS
1
—
200
MHz
200 MHz, 20/80%TR/TF<10% of
period (LVCMOS)
(12 mA drive)
40
50
60
%
20/80% TR/TF<10% of period
(Differential)
48
50
52
%
TLOSACT
F
DC
Notes:
1. When using the on-chip clock divider, a minimum input clock slew rate of 30 mV/ns is required.
2. HCSL measurements were made with receiver termination. See Figure 9 on page 19.
3. Output to Output skew specified for outputs with an identical configuration.
4. Defined as skew between any output on different devices operating at the same supply voltage, temperature, and
equal load condition. Using the same type of inputs on each device, the outputs are measured at the differential cross
points.
5. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to VDDOX (3.3 V = 100 mVPP) and noise spur
amplitude measured. See “AN491: Power Supply Rejection for Low-Jitter Clocks” for further details.
6
Rev. 1.1
Si53302
Table 10. AC Characteristics (Continued)
(VDD = VDDOX = 1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)
Symbol
Test Condition
Min
Typ
Max
Unit
Minimum Input Clock
Slew Rate1
SR
Required to meet prop delay and
additive jitter specifications
(20–80%)
0.75
—
—
V/ns
Output Rise/Fall Time
TR/TF
LVDS, 20/80%
—
—
325
ps
LVPECL, 20/80%
—
—
350
ps
HCSL2, 20/80%
—
—
280
ps
CML, 20/80%
—
—
350
ps
Low-Power LVPECL, 20/80%
—
—
325
ps
LVCMOS 200 MHz, 20/80%,
2 pF load
—
—
750
ps
500
—
—
ps
LVCMOS (12mA drive with no load)
1250
2000
2750
ps
LVPECL
600
800
1000
ps
LVDS
600
800
1000
ps
F = 1 MHz
—
2500
—
ns
F = 100 MHz
—
30
—
ns
F = 725 MHz
—
5
—
ns
F = 1 MHz
—
2000
—
ns
F = 100 MHz
—
30
—
ns
F = 725 MHz
—
5
—
ns
LVCMOS (12 mA drive to no load)
—
50
120
ps
LVPECL
—
35
70
ps
LVDS
—
35
70
ps
Differential
—
—
150
ps
Parameter
Minimum Input Pulse
Width
Propagation Delay
Output Enable Time
Output Disable Time
Output to Output Skew3
Part to Part Skew
4
TW
TPLH,
TPHL
TEN
TDIS
TSK
TPS
Notes:
1. When using the on-chip clock divider, a minimum input clock slew rate of 30 mV/ns is required.
2. HCSL measurements were made with receiver termination. See Figure 9 on page 19.
3. Output to Output skew specified for outputs with an identical configuration.
4. Defined as skew between any output on different devices operating at the same supply voltage, temperature, and
equal load condition. Using the same type of inputs on each device, the outputs are measured at the differential cross
points.
5. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to VDDOX (3.3 V = 100 mVPP) and noise spur
amplitude measured. See “AN491: Power Supply Rejection for Low-Jitter Clocks” for further details.
Rev. 1.1
7
Si53302
Table 10. AC Characteristics (Continued)
(VDD = VDDOX = 1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)
Parameter
Power Supply Noise
Rejection5
Symbol
Test Condition
Min
Typ
Max
Unit
PSRR
10 kHz sinusoidal noise
—
–63
—
dBc
100 kHz sinusoidal noise
—
–62
—
dBc
500 kHz sinusoidal noise
—
–58
—
dBc
1 MHz sinusoidal noise
—
–55
—
dBc
Notes:
1. When using the on-chip clock divider, a minimum input clock slew rate of 30 mV/ns is required.
2. HCSL measurements were made with receiver termination. See Figure 9 on page 19.
3. Output to Output skew specified for outputs with an identical configuration.
4. Defined as skew between any output on different devices operating at the same supply voltage, temperature, and
equal load condition. Using the same type of inputs on each device, the outputs are measured at the differential cross
points.
5. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to VDDOX (3.3 V = 100 mVPP) and noise spur
amplitude measured. See “AN491: Power Supply Rejection for Low-Jitter Clocks” for further details.
8
Rev. 1.1
Si53302
Table 11. Additive Jitter, Differential Clock Input
VDD
Output
Input1,2
Freq
(MHz)
Clock Format
Amplitude
VIN
(Single-Ended,
Peak-to-Peak)
Differential
Clock Format
20%-80% Slew
Rate (V/ns)
Additive Jitter
(fs rms, 12 kHz to
20 MHz)3
Typ
Max
3.3
725
Differential
0.15
0.637
LVPECL
45
65
3.3
725
Differential
0.15
0.637
LVDS
50
65
3.3
156.25
Differential
0.5
0.458
LVPECL
160
185
3.3
156.25
Differential
0.5
0.458
LVDS
150
200
2.5
725
Differential
0.15
0.637
LVPECL
45
65
2.5
725
Differential
0.15
0.637
LVDS
50
65
2.5
156.25
Differential
0.5
0.458
LVPECL
145
185
2.5
156.25
Differential
0.5
0.458
LVDS
145
195
Notes:
1. For best additive jitter results, use the fastest slew rate possible. See “AN766: Understanding and Optimizing Clock
Buffer’s Additive Jitter Performance” for more information.
2. AC-coupled differential inputs.
3. Measured differentially using a balun at the phase noise analyzer input. See Figure 1.
Rev. 1.1
9
Si53302
Table 12. Additive Jitter, Single-Ended Clock Input
VDD
Output
Input1,2
Freq
(MHz)
Clock Format
Amplitude
VIN
(single-ended,
peak to peak)
Additive Jitter
(fs rms, 12 kHz to
20 MHz)3
SE 20%-80%
Slew Rate
(V/ns)
Clock Format
Typ
Max
3.3
200
Single-ended
1.70
1
LVCMOS4
120
160
3.3
156.25
Single-ended
2.18
1
LVPECL
160
185
3.3
156.25
Single-ended
2.18
1
LVDS
150
200
3.3
156.25
Single-ended
2.18
1
LVCMOS4
130
180
2.5
200
Single-ended
1.70
1
LVCMOS5
120
160
2.5
156.25
Single-ended
2.18
1
LVPECL
145
185
2.5
156.25
Single-ended
2.18
1
LVDS
145
195
2.5
156.25
Single-ended
2.18
1
LVCMOS5
140
180
Notes:
1. For best additive jitter results, use the fastest slew rate possible. See “AN766: Understanding and Optimizing Clock
Buffer’s Additive Jitter Performance” for more information.
2. DC-coupled single-ended inputs.
3. Measured differentially using a balun at the phase noise analyzer input. See Figure 1.
4. Drive Strength: 12 mA, 3.3 V (SFOUT = 11). LVCMOS jitter is measured single-ended.
5. Drive Strength: 9 mA, 2.5 V (SFOUT = 11). LVCMOS jitter is measured single-ended.
PSPL 5310A
CLK SYNTH
SMA103A
50
Si533xx
DUT
Balun
PSPL 5310A
CLKx
AG E5052 Phase Noise
Analyzer
50ohm
50
/CLKx
Balun
Figure 1. Differential Measurement Method Using a Balun
10
Rev. 1.1
Si53302
Table 13. Thermal Conditions
Parameter
Symbol
Test Condition
Value
Unit
Thermal Resistance,
Junction to Ambient
JA
Still air
49.6
°C/W
Thermal Resistance,
Junction to Case
JC
Still air
32.3
°C/W
Table 14. Absolute Maximum Ratings
Parameter
Symbol
Storage Temperature
Min
Typ
Max
Unit
TS
–55
—
150
C
Supply Voltage
VDD
–0.5
—
3.8
V
Input Voltage
VIN
–0.5
—
VDD+ 0.3
V
Output Voltage
VOUT
—
—
VDD+ 0.3
V
ESD Sensitivity
HBM
—
—
2000
V
ESD Sensitivity
CDM
—
—
500
V
Peak Soldering
Reflow Temperature
TPEAK
—
—
260
C
—
—
125
C
Maximum Junction
Temperature
Test Condition
HBM, 100 pF, 1.5 k
Pb-Free; Solder reflow profile
per JEDEC J-STD-020
TJ
Note: Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation
specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended
periods may affect device reliability.
Rev. 1.1
11
Si53302
2. Functional Description
The Si53302 is a low jitter, low skew 1:10 differential buffer with an integrated 2:1 input mux. The device has a
universal input that accepts most common differential or LVCMOS input signals. A clock select pin is used to select
the active input clock. The selected clock input is routed to two independent banks of five differential clock outputs
(Bank A and Bank B). Each output bank features control pins to select signal format, output enable, output divider
setting and LVCMOS drive strength.
2.1. Universal, Any-Format Input
The universal input stage enables simple interfacing to a wide variety of clock formats, including LVPECL, lowpower LVPECL, LVCMOS, LVDS, HCSL, and CML. Tables 15 and 16 summarize the various ac- and dc-coupling
options supported by the device. For the best high-speed performance, the use of differential formats is
recommended. For both single-ended and differential input clocks, the fastest possible slew rate is recommended
as low slew rates can increased the noise floor and degrade jitter performance. Though not required, a minimum
slew rate of 0.75 V/ns is recommended for differential formats and 1.0 V/ns for single-ended formats. See “AN766:
Understanding and Optimizing Clock Buffer’s Additive Jitter Performance” for more information.
Table 15. LVPECL, LVCMOS, and LVDS Input Clock Options
LVPECL
LVCMOS
LVDS
AC-Couple
DC-Couple
AC-Couple
DC-Couple
AC-Couple
DC-Couple
1.8 V
N/A
N/A
No
No
Yes
No
2.5/3.3 V
Yes
Yes
No
Yes
Yes
Yes
Table 16. HCSL and CML Input Clock Options
HCSL
CML
AC-Couple
DC-Couple
AC-Couple
DC-Couple
1.8 V
No
No
Yes
No
2.5/3.3 V
Yes (3.3 V)
Yes (3.3 V)
Yes
No
0.1 µF
Si533xx
CLKx
100 
/CLKx
0.1 µF
Figure 2. Differential HCSL, LVPECL, Low-Power LVPECL, LVDS, CML AC-Coupled Input
Termination
VDD
1 k
VDDO= 3.3 V or 2.5 V
VDD
Si533xx
CMOS
Driver
CLKx
50
/CLKx
Rs
VTERM = VDD/2
1 k
VREF
Figure 3. LVCMOS DC-Coupled Input Termination
12
Rev. 1.1
Si53302
VDDO
DC Coupled LVPECL Termination Scheme 1
R1
VDD
R1
VDDO = 3.3V or 2.5V
Si533xx
CLKx
50
“Standard”
LVPECL
Driver
/CLKx
50
R2
VTERM = VDDO – 2V
R1 // R2 = 50 Ohm
R2
3.3V LVPECL: R1 = 127 Ohm, R2 = 82.5 Ohm
2.5V LVPECL: R1 = 250 Ohm, R2 = 62.5 Ohm
DC Coupled LVPECL Termination Scheme 2
VDD
VDDO = 3.3V or 2.5V
Si533xx
50
“Standard”
LVPECL
Driver
CLKx
/CLKx
50
50
50
VTERM = VDDO – 2V
DC Coupled LVDS Termination
VDD
VDDO = 3.3V or 2.5V
Si533xx
CLKx
50
Standard
LVDS
Driver
/CLKx
50
100
DC Coupled HCSL Source Termination Scheme
VDDO = 3.3V
33
Si533xx
50
Standard
HCSL Driver
VDD
CLKx
/CLKx
33
50
50
50
Note: 33 Ohm series termination is optional depending on the location of the receiver.
Figure 4. Differential DC-Coupled Input Terminations
Rev. 1.1
13
Si53302
2.2. Input Bias Resistors
Internal bias resistors ensure a differential output low condition in the event that the clock inputs are not connected.
The non-inverting input is biased with a 18.75 k pull-down to GND and a 75 k pull-up to VDD. The inverting input
is biased with a 75 k pull-up to VDD.
VDD
RPU
RPU
+
RPD
CLK0 or
CLK1
–
RPU = 75 k
RPD = 18.75 k
Figure 5. Input Bias Resistors
2.3. Input Clock Voltage Reference (VREF)
The VREF pin is used to bias the input receiver when a differential input clock is terminated as a single-ended
reference clock to the device. Connect the single-ended input to either CLK0 or CLK1. Use the recommended input
termination and bias circuit as shown in Figure 3. Note that the VREF pin should be left floating when LVCMOS or
differential clocks are used.
Si533xx
CLKx
/ CLKx
VREF
100 nF
Figure 6. Using Voltage Reference with Single-Ended Input Clock
14
Rev. 1.1
Si53302
2.4. Universal, Any-Format Output Buffer
The highly flexible output drivers support a wide range of clock signal formats, including LVPECL, low power
LVPECL, LVDS, CML, HCSL, and LVCMOS. SFOUTx[1] and SFOUTx[0] are 3-level inputs that can be pinstrapped to select the Bank A and Bank B clock signal formats independently. This feature enables the device to be
used for format translation in addition to clock distribution, minimizing the number of unique buffer part numbers
required in a typical application and simplifying design reuse. For EMI reduction applications, four LVCMOS drive
strength options are available for each VDDO setting.
Table 17. Output Signal Format Selection
SFOUTx[1]
SFOUTx[0]
VDDOX = 3.3 V
VDDOX = 2.5 V
VDDOX = 1.8 V
Open*
Open*
LVPECL
LVPECL
N/A
0
0
LVDS
LVDS
LVDS
0
1
LVCMOS, 24 mA drive LVCMOS, 18 mA drive
LVCMOS, 12 mA drive
1
0
LVCMOS, 18 mA drive LVCMOS, 12 mA drive
LVCMOS, 9 mA drive
1
1
LVCMOS, 12 mA drive LVCMOS, 9 mA drive
LVCMOS, 6 mA drive
Open*
0
LVCMOS, 6 mA drive
LVCMOS, 4 mA drive
LVCMOS, 2 mA drive
Open*
1
LVPECL low power
LVPECL low power
N/A
0
Open*
CML
CML
CML
1
Open*
HCSL
N/A
N/A
*Note: SFOUTx are 3-level input pins. Tie low for “0” setting. Tie high for “1” setting. When left open, the pin floats to
VDD/2.
Rev. 1.1
15
Si53302
2.5. Glitchless Clock Input Switching
The input clock mux features glitchless switching between two valid input clocks. Figure 7 illustrates that switching
between input clocks does not generate runt pulses or glitches at the output.
CLK1
CLK0
CLK_SEL
Note 1
Note 2
Note 3
Qn
Notes:
1. Qn continues with CLK0 for 2-3 falling edges of CLK0.
2. Qn is disabled low for 2-3 falling edges of CLK1 .
3. Qn starts on the first rising edge after 1 + 2.
Figure 7. Glitchless Input Clock Switch
Glitchless switching between 2 input clocks that are up to 10x different in frequency is supported. When a
switchover to a new clock is made, the output will disable low after two or three clock cycles of the previouslyselected input clock. The outputs will remain low for up to three clock cycles of the newly-selected clock, after
which the outputs will start from the newly-selected input. In the case a switchover to an absent clock is made, the
output will glitchlessly stop low and wait for edges of the newly selected clock. A switchover from an absent clock to
a live clock will also be glitchless. Note that the CLK_SEL input should not be toggled faster than 1/250th the
frequency of the slower input clock.
2.6. Synchronous Output Enable
This buffer features a synchronous output enable (disable) feature. Output enable is sampled and synchronized on
the falling edge of the input clock. This feature prevents runt pulses from being generated when the outputs are
enabled or disabled.
When OE is low, Q is held low and Q is held high for differential output formats. For LVCMOS output format
options, both Q and Q are held low when OE is set low. The device outputs are enabled when the output enable pin
is unconnected. See Table 10, “AC Characteristics,” on page 6 for output enable and output disable times.
16
Rev. 1.1
Si53302
2.7. Flexible Output Divider
This buffer provides optional clock division in addition to clock distribution. The divider setting for each bank of
output clocks is selected via 3-level control pins as shown in the table below. Leaving the DIVx pins open will force
a divider value of 1 which is the default mode of operation. Note that when using the on-chip clock divider, a
minimum input clock slew rate of 30 mV/ns is required.
Table 18. Post Divider Selection
DIVx
Divider Value
Open*
1 (default)
0
2
1
4
*Note: DIVx are 3-level input pins. Tie low for “0” setting. Tie high for “1” setting. When left open, the pin floats to
VDD/2.
2.8. Input Mux and Output Enable Logic
Two clock inputs for applications that need to select between one of two clock sources. The CLK_SEL pin selects
the active clock input. The table below summarizes the input and output clock based on the input mux and output
enable pin settings.
Table 19. Input Mux and Output Enable Logic
CLK_SEL
CLK0
CLK1
OE1
Q2
L
L
X
H
L
L
H
X
H
H
H
X
L
H
L
H
X
H
H
H
X
X
X
L
L3
Notes:
1. Output enable active high
2. On the next negative transition of CLK0 or CLK1.
3. Single-end: Q = low, Q = low
Differential: Q = low, Q = high
2.9. Loss of Signal (LOS) Indicator
The LOS0 and LOS1 indicators are used to check for the presence of input clocks CLK0 and CLK1, respectively.
The LOS0 and LOS1 pins are checked prior to selecting that clock input or are polled to check for the presence of
the currently selected input clock. In the event that an input clock is not present, the associated LOSx pin will
assume a logic high (LOSx = 1) state. When a clock is present at the associated input clock pin, the LOSx pin will
assume a logic low (LOSx = 0) state.
2.10. Power Supply (VDD and VDDOX)
The device includes separate core (VDD) and output driver supplies (VDDOX). This feature allows the core to
operate at a lower voltage than VDDO, reducing current consumption in mixed supply applications. The core VDD
supports 3.3 V, 2.5 V, or 1.8 V. Each output bank has its own VDDOX supply, supporting 3.3 V, 2.5 V, or 1.8 V.
Rev. 1.1
17
Si53302
2.11. Output Clock Termination Options
The recommended output clock termination options are shown below.
VDDO
DC Coupled LVPECL Termination Scheme 1
R1
R1
VDDO = 3.3V or 2.5V
Si533xx
VDD = VDDO
50
Q
LVPECL
Receiver
Qn
50
R2
VTERM = VDDO – 2V
R1 // R2 = 50 Ohm
R2
3.3V LVPECL: R1 = 127 Ohm, R2 = 82.5 Ohm
2.5V LVPECL: R1 = 250 Ohm, R2 = 62.5 Ohm
DC Coupled LVPECL Termination Scheme 2
VDDO = 3.3V or 2.5V
Si533xx
VDD = VDDO
50
Q
LVPECL
Receiver
Qn
50
50
50
VTERM = VDDO – 2V
VDDO
AC Coupled LVPECL Termination Scheme 1
R1
VDDO = 3.3V or 2.5V
Si533xx
R1
0.1 uF
VDD = 3.3V or 2.5V
50
Q
LVPECL
Receiver
Qn
50
0.1 uF
Rb
R2
Rb
R2
VBIAS = VDD – 1.3V
R1 // R2 = 50 Ohm
3.3V LVPECL: R1 = 82.5 Ohm, R2 = 127 Ohm, Rb = 120 Ohm
2.5V LVPECL: R1 = 62.5 Ohm, R2 = 250 Ohm, Rb = 90 Ohm
AC Coupled LVPECL Termination Scheme 2
V DDO = 3.3V or 2.5V
Si533xx
0.1 uF
V DD = 3.3V or 2.5V
50
Q
LVPECL
Receiver
Qn
50
0.1 uF
Rb
50
Rb
50
V BIAS = V DD – 1.3 V
3.3V LVPECL: Rb = 120 Ohm
2.5V LVPECL: Rb = 90 Ohm
Figure 8. LVPECL Output Termination
18
Rev. 1.1
Si53302
DC Coupled LVDS and Low-Power LVPECL Termination
VDDO = 3.3 V or 2.5 V, or 1.8 V (LVDS only)
Si533xx
VDD
50
Q
Standard
LVDS
Receiver
Qn
50
100
AC Coupled LVDS and Low-Power LVPECL Termination
VDDO = 3.3 V or 2.5 V or 1.8 V (LVDS only)
Si533xx
0.1 uF
VDD
50
Q
Standard
LVDS
Receiver
Qn
50
0.1 uF
100
AC Coupled CML Termination
VDDO = 3.3V or 2.5V or 1.8V
Si533xx
0.1 uF
VDD
50
Q
Standard
CML
Receiver
100
Qn
50
0.1 uF
DC Coupled HCSL Receiver Termination
VDDO = 3.3V
Si533xx
VDD
50
Q
Standard
HCSL
Receiver
Qn
50
50
50
DC Coupled HCSL Source Termination
VDDO = 3.3V
Si533xx
VDD
42.2
50
Q
Qn
42.2
50
86.6
Standard
HCSL
Receiver
86.6
Figure 9. LVDS, CML, HCSL, and Low-Power LVPECL Output Termination
Rev. 1.1
19
Si53302
CMOS
Receivers
Si533xx
CMOS Driver
Rs
Zout
Zo
50
Figure 10. LVCMOS Output Termination
Table 20. Recommended LVCMOS RS Series Termination
SFOUTx[1]
SFOUTx[0]
RS (ohms)
3.3 V
2.5 V
1.8 V
0
1
33
33
33
1
0
33
33
33
1
1
33
33
0
Open
0
0
0
0
2.11.1. LVCMOS Output Termination To Support 1.5V and 1.2V
LVCMOS clock outputs are natively supported at 1.8, 2.5, and 3.3V. However, 1.2V and 1.5V LVCMOS clock
outputs can be supported via a simple resistor divider network that will translate the buffer’s 1.8V output to a lower
voltage as shown in Figure 11 below.
VDDOx= 1.8V
R1
50
R2
LVCMOS
1.5V LVCMOS: R1 = 43 ohms, R2 = 300 ohms, IOUT = 12mA
1.2V LVCMOS: R1 = 58 ohms, R2 = 150 ohms, IOUT = 12mA
R1
50
R2
Figure 11. 1.5V and 1.2V LVCMOS Low-Voltage Output Termination
20
Rev. 1.1
Si53302
2.12. AC Timing Waveforms
TPHL
TSK
VPP/2
CLK
Q
VPP/2
QN
QM
VPP/2
VPP/2
TPLH
TSK
Propagation Delay
Output-Output Skew
TF
Q
80% VPP
20% VPP
80% VPP
20% VPP
Q
Rise/Fall Time
TR
Figure 12. AC Waveforms
Rev. 1.1
21
Si53302
2.13. Typical Phase Noise Performance
Each of the following three figures shows three phase noise plots superimposed on the same diagram.
Source Jitter: Reference clock phase noise.
Total Jitter (SE): Combined source and clock buffer phase noise measured as a single-ended output to the phase
noise analyzer and integrated from 12 kHz to 20 MHz.
Total Jitter (Diff): Combined source and clock buffer phase noise measured as a differential output to the phase
noise analyzer and integrated from 12 kHz to 20 MHz. The differential measurement as shown in each figure is
made using a balun. See Figure 1 on page 10.
Note: To calculate the total RMS phase jitter when adding a buffer to your clock tree, use the root-sum-square (RSS).
The total jitter is a measure of the source plus the buffer's additive phase jitter. The additive jitter (rms) of the buffer
can then be calculated (via root-sum-square addition).
Figure 13. Source, Additive, and Total Jitter (156.25 MHz)
22
Rev. 1.1
Si53302
Figure 14. Source, Additive, and Total Jitter (312.5 MHz)
Rev. 1.1
23
Si53302
Figure 15. Source, Additive, and Total Jitter (625 MHz)
24
Rev. 1.1
Si53302
2.14. Input Mux Noise Isolation
The buffer’s input clock mux is designed to minimize crosstalk between the CLK0 and CLK1. This improves phase
jitter performance when clocks are present at both the CLK0 and CLK1 inputs. Figure 16 below is a measurement
the input mux’s noise isolation.
LVPECL [email protected];
Selected clk is active
Unselected clk is static
Mux Isolation = 61dB
LVPECL [email protected];
Selected clk is static
Unselected clk is active
Figure 16. Input Mux Noise Isolation
2.15. Power Supply Noise Rejection
The device supports on-chip supply voltage regulation to reject noise present on the power supply, simplifying low
jitter operation in real-world environments. This feature enables robust operation alongside FPGAs, ASICs and
SoCs and may reduce board-level filtering requirements. For more information, see “AN491: Power Supply
Rejection for Low Jitter Clocks”.
Rev. 1.1
25
Si53302
VDDOA
Q3
Q3
Q4
Q4
GND
Q5
Q5
Q6
Q6
VDDOB
3. Pin Description: 44-Pin QFN
34
35
36
37
38
39
40
41
42
43
44
1
33
2
32
3
31
4
30
5
29
GND PAD
6
7
28
27
22
21
DIVB
SFOUTB[1]
SFOUTB[0]
Q7
Q7
NC
Q8
Q8
Q9
Q9
CLK_SEL
VDD
LOS0
CLK0
CLK0
OEA
VREF
OEB
CLK1
CLK1
LOS1
GND
20
23
19
11
18
24
17
10
16
25
15
9
14
26
13
8
12
DIVA
SFOUTA[1]
SFOUTA[0]
Q2
Q2
GND
Q1
Q1
Q0
Q0
NC
Table 21. Si53302 44-Pin QFN Descriptions
Pin #
Name
Type*
1
DIVA
I
Output divider control pin for Bank A
Three-level input control. Internally biased at VDD/2. Can be left floating or
tied to ground or VDD.
2
SFOUTA[1]
I
Output signal format control pin for Bank A
Three-level input control. Internally biased at VDD/2. Can be left floating or
tied to ground or VDD.
3
SFOUTA[0]
I
Output signal format control pin for Bank A
Three-level input control. Internally biased at VDD/2. Can be left floating or
tied to ground or VDD.
4
Q2
O
Output clock 2 (complement)
5
Q2
O
Output clock 2
6
GND
GND
7
Q1
O
Output clock 1 (complement)
8
Q1
O
Output clock 1
9
Q0
O
Output clock 0 (complement)
10
Q0
O
Output clock 0
26
Description
Ground
Rev. 1.1
Si53302
Table 21. Si53302 44-Pin QFN Descriptions (Continued)
Pin #
Name
Type*
Description
11
NC
—
No connect
12
VDD
P
Core voltage supply
Bypass with 1.0 µF capacitor and place close to the VDD pin as possible
13
LOS0
O
The LOS0 status pin indicates whether a clock is present (LOS0 = 0) or not
present
(LOS0 = 1) at the CLK0 input.
14
CLK0
I
Input clock 0
15
CLK0
I
Input clock 0 (complement)
When CLK0 is driven by a single-ended input, connect CLK0 to VDD/2.
16
OEA
I
Output enable—Bank A
When OE = high, the Bank A outputs are enabled
When OE = low, Q is held low and Q is held high for differential formats
For LVCMOS, both Q and Q are held low when OE is set low
OEA contains an internal pull-up resistor
17
VREF
O
Input clock reference voltage used to bias CLK0 or CLK1 clock input pins.
VREF is required when a differential input clock is applied to the device and
terminated as a single-ended reference. VREF may be left unconnected for
LVCMOS or differential clock inputs. See “2.3. Input Clock Voltage Reference (VREF)” for details.
18
OEB
I
Output enable—Bank B
When OE = high, the Bank B outputs are enabled
When OE = low, Q is held low and Q is held high for differential formats
For LVCMOS, both Q and Q are held low when OE is set low
OEB contains an internal pull-up resistor.
19
CLK1
I
Input clock 1
20
CLK1
I
Input clock 1 (complement)
When CLK1 is driven by a single-ended input, connect CLK1 to VDD/2.
21
LOS1
O
The LOS1 status pin indicates whether a clock is present (LOS1 = 0) or not
present
(LOS1 = 1) at the CLK1 input.
22
GND
GND
23
CLK_SEL
I
MUX input select pin (LVCMOS)
Clock inputs are switched without the introduction of glitches
When CLK_SEL is high, CLK1 is selected
When CLK_SEL is low, CLK0 is selected
CLK_SEL contains an internal pull-down resistor
24
Q9
O
Output clock 9 (complement)
25
Q9
O
Output clock 9
26
Q8
O
Output clock 8 (complement)
Ground
Rev. 1.1
27
Si53302
Table 21. Si53302 44-Pin QFN Descriptions (Continued)
Pin #
Name
Type*
Description
27
Q8
O
Output clock 8
28
NC
—
No connect
29
Q7
O
Output clock 7 (complement)
30
Q7
O
Output clock 7
31
SFOUTB[0]
I
Output signal format control pin for Bank B
Three-level input control. Internally biased at VDD/2. Can be left floating or
tied to ground or VDD.
32
SFOUTB[1]
I
Output signal format control pin for Bank B
Three-level input control. Internally biased at VDD/2. Can be left floating or
tied to ground or VDD.
33
DIVB
I
Output divider configuration bit for Bank B
Three-level input control. Internally biased at VDD/2. Can be left floating or
tied to ground or VDD.
34
VDDOB
P
Output Clock Voltage Supply—Bank B (Outputs: Q5 to Q9)
Bypass with 1.0 µF capacitor and place close to the VDDOB pin as possible
35
Q6
O
Output clock 6 (complement)
36
Q6
O
Output clock 6
37
Q5
O
Output clock 5 (complement)
38
Q5
O
Output clock 5
39
GND
GND
40
Q4
O
Output clock 4 (complement)
41
Q4
O
Output clock 4
42
Q3
O
Output clock 3 (complement)
43
Q3
O
Output clock 3
44
VDDOA
P
Output Voltage Supply—Bank A (Outputs: Q0 to Q4)
Bypass with 1.0 µF capacitor and place close to the VDDOA pin as possible
GND
Pad
GND
GND
Ground
Ground Pad
Power supply ground and thermal relief
*Pin types are: I = input, O = output, P = power, GND = ground.
28
Rev. 1.1
Si53302
4. Ordering Guide
Part Number1,2
Package
PB-Free, ROHS-6
Temperature
Si53302-B-GM
44-QFN
Yes
–40 to 85 C
Si53301/4-EVB
Evaluation Board
Yes
—
Notes:
1. To buy, go to http://www.supplier-direct.com/silabs/Cart.aspx?supplierUVID=63410000&partnumber=Si53302-BGM&quantity=1&issample=0.
2. To sample, go to http://www.supplier-direct.com/silabs/Cart.aspx?supplierUVID=63410000&partnumber=Si53302-BGM&quantity=1&issample=1.
Rev. 1.1
29
Si53302
5. Package Outline
5.1. 7x7 mm 44-QFN Package Diagram
Figure 17. Si53302 7x7 mm 44-QFN Package Diagram
Table 22. Package Diagram Dimensions
MIN
NOM
MAX
A
0.80
0.85
0.90
A1
0.00
0.02
0.05
b
0.18
0.25
0.30
Dimension
D
D2
7.00 BSC
2.65
2.80
e
0.50 BSC
E
7.00 BSC
2.95
E2
2.65
2.80
2.95
L
0.30
0.40
0.50
aaa
—
—
0.10
bbb
—
—
0.10
ccc
—
—
0.08
ddd
—
—
0.10
Notes:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-220.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small
Body Components.
30
Rev. 1.1
Si53302
6. PCB Land Pattern
6.1. 7x7 mm 44-QFN Package Land Pattern
Figure 18. Si53302 7x7 mm 44-QFN Package Land Pattern
Table 23. PCB Land Pattern
Dimension
Min
Max
Dimension
Min
Max
C1
6.80
6.90
X2
2.85
2.95
C2
6.80
6.90
Y1
0.75
0.85
Y2
2.85
2.95
E
X1
0.50 BSC
0.20
0.30
Notes:
General
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
Solder Mask Design
1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to
be 60 m minimum, all the way around the pad.
Stencil Design
1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder
paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
4. A 2x2 array of 1.0 mm square openings on 1.45 mm pitch should be used for the center ground pad.
Card Assembly
1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
Rev. 1.1
31
Si53302
7. Top Marking
7.1. Si53302 Top Marking
7.2. Top Marking Explanation
Mark Method:
Laser
Font Size:
1.9 Point (26 mils)
Right-Justified
Line 1 Marking: Device Part Number
53302-B-GM
Line 2 Marking: YY = Year
WW = Work Week
Assigned by Assembly Supplier.
Corresponds to the year and work
week of the mold date.
TTTTTT = Mfg Code
Line 3 Marking: Circle = 1.3 mm Diameter
Center-Justified
Line 4 Marking
32
Manufacturing Code from the
Assembly Purchase Order form.
“e3” Pb-Free Symbol
Country of Origin
ISO Code Abbreviation
TW
Circle = 0.75 mm Diameter
Filled
Pin 1 Identification
Rev. 1.1
Si53302
DOCUMENT CHANGE LIST
Revision 0.41 to 1.0










Added Loss of Signal (LOS) feature with description
and pin assignments.
Update operating conditions, including LVCMOS and
HCSL voltage support.
Updated Table 2, “Input Clock Specifications,” on
page 3.
Updated Table 3, “DC Common Characteristics,” on
page 5.
Updated Table 4, “Output Characteristics
(LVPECL),” on page 6.
Updated Table 10, “AC Characteristics,” on page 7.
Updated output voltage specifications
Improved data for additive jitter specifications.
Improved typical phase noise plots.
Updated input/output termination recommendations.
Revision 1.0 to Revision 1.1

Corrected front-page buffer block diagram.
 Improved performance specifications with more
detail.
Added additional information to clarify the use of the
voltage reference feature.
Added pin type description to Table 21, “Si53302 44Pin QFN Descriptions,” on page 26.
Added low-voltage termination options for 1.2 V and
1.5 V LVCMOS support.
Clarified output clock bank A and bank B
assignments.
Rev. 1.1
33
Si53302
CONTACT INFORMATION
Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Please visit the Silicon Labs Technical Support web page:
https://www.silabs.com/support/pages/contacttechnicalsupport.aspx
and register to submit a technical support request.
Patent Notice
Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.
The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice.
Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from
the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any
liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation
consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where
personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized
application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.
Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.
34
Rev. 1.1