NSC LM49321

August 31, 2009
Audio Sub-System with Stereo DAC, Mono Class AB
Loudspeaker Amplifier, OCL/SE Stereo Headphone Output
and RF Suppression
General Description
Key Specifications
The LM49321 is an integrated audio sub-system designed for
mono voice, stereo music cell phones connecting to base
band processors with mono differential analog voice paths.
Operating on a 3.3V supply, it combines a mono speaker amplifier delivering 520mW into an 8Ω load, a stereo headphone
amplifier delivering 36mW per channel into a 32Ω load, and
a mono earpiece amplifier delivering 55mW into a 32Ω load.
The headphone amplifier can be configured for output capacitor-less (OCL) or single-ended (SE) mode. It integrates the
audio amplifiers, volume control, mixer, and power management control all into a single package. In addition, the
LM49321 routes and mixes the single-ended stereo and differential mono inputs into multiple distinct output modes. The
LM49321 features an I2S serial interface for full range audio
and an I2C or SPI compatible interface for control. The full
range music path features an SNR of 85dB with up to 192kHz
playback.
Boomer audio power amplifiers are designed specifically to
provide high quality output power with a minimal amount of
external components.
■ POUT LS, 8Ω, 3.3V, 1% THD+N
■ POUT HP, 32Ω, 3.3V, 1% THD+N
520mW (typ)
36mW (typ)
■ POUT Mono Earpiece, 32Ω
1% THD+N
55mW (typ)
■ Shutdown current
0.6µA (typ)
■ SNR (DAC + Amplifier)
85dB (typ)
Features
■
■
■
■
■
■
■
■
18-bit stereo DAC with up to 192kHz sampling rate
Multiple distinct output modes
Mono class AB speaker amplifier
Stereo OCL/SE headphone amplifier
Mono earpiece amplifier
Differential mono analog input
Single-ended analog inputs
Independent loudspeaker, headphone and mono earpiece
volume controls
■ I2C/SPI (selectable) compatible interface
■ Ultra low shutdown current
■ Click and Pop Suppression circuit
Applications
■
■
■
■
Cell Phones
PDAs
Laptop computers
Portable devices
Boomer® is a registered trademark of National Semiconductor Corporation.
© 2009 National Semiconductor Corporation
300618
www.national.com
LM49321 Audio Sub-System with Stereo DAC, Mono Class AB Loudspeaker Amplifier, OCL/SE
Stereo Headphone Output and RF Suppression
LM49321
LM49321
Block Diagram
30061832
FIGURE 1A: Typical Audio Amplifier Subsystem Application circuit with Output Capacitor-less (OCL) Headphone
configuration
www.national.com
2
LM49321
30061833
FIGURE 1B: Typical Audio Amplifier Subsystem Application circuit with Cap-C`oupled single-ended (SE) Headphone
configuration
3
www.national.com
LM49321
Connection Diagrams
36 – Bump Micro SMD
36 – Bump Micro SMD
Top Marking Drawing
30061858
30061802
Top View (Bump Side Down)
Order Number LM49321RL
See NS Package Number RLA36LVA
www.national.com
Top View
XY — 2 Digit Date Code
TT — Die Traceability
G — Boomer Family
K9 — LM49321RL
4
LM49321
Pin Descriptions
Pin
Pin Name
Digital/
Analog
I/O, Power
Description
A1
DGND
D
P
DIGITAL GND
A2
MCLK
D
I
MASTER CLOCK
A3
I2S_WS
D
I/O
I2S WORD SELECT
A4
SDA/SDI
D
I/O
I2C SDA OR SPI SDI
A5
DVDD
D
P
DIGITAL SUPPLY VOLTAGE
A6
I/O_VDD
D
P
I/O SUPPLY VOLTAGE
B1
PLL_VDD
D
P
PLL SUPPLY VOLTAGE
B2
I2S_SDATA
D
I
I2S SERIAL DATA INPUT
B3
I2S_CLK
D
I/O
I2S CLOCK SIGNAL
B4
GPIO
D
O
TEST PIN (MUST BE LEFT FLOATING)
B5
I2C_VDD
D
P
I2C SUPPLY VOLTAGE
B6
SDL/SCK
D
I
I2C_SCL OR SPI_SCK
C1
PLL_GND
D
P
PHASE LOCK LOOP GROUND
C2
PLL_OUT
D
O
PHASE LOCK LOOP FILTER OUTPUT
C3
PLL_IN
D
I
PLL FILTER INPUT
C4
ADDR/ENB
D
I
I2C ADDRESS OR SPI ENB DEPENDING ON MODE
C5
BYPASS
A
I
HALF-SUPPLY BYPASS
C6
AVDD
A
P
ANALOG SUPPLY VOLTAGE
D1
AGND
A
P
ANALOG GROUND
D2
AGND
A
P
D3
NC
D4
MODE
D
I
D5
RHP
A
O
RIGHT HEADPHONE OUTPUT
D6
CHP
A
O
HEADPHONE CENTER PIN OUTPUT (1/2 VDD or GND)
E1
DIFF-
A
I
ANALOG NEGATIVE DIFFERENTIAL INPUT
E2
LIN
A
I
ANALOG LEFT CHANNEL INPUT
E3
RIN
A
I
ANALOG RIGHT CHANNEL INPUT
ANALOG GROUND
NO CONNECT (MUST BE LEFT FLOATING)
SELECTS BETWEEN I2C OR SPI CONTROL
E4
NC
E5
LHP
A
O
NO CONNECT (MUST BE LEFT FLOATING)
E6
AGND
A
P
ANALOG GROUND
F1
DIFF+
A
I
ANALOG POSITIVE DIFFERENTIAL INPUT
F2
EP-
A
O
MONO EARPIECE- OUTPUT
F3
EP+
A
O
MONO EARPIECE+ OUTPUT
F4
LS-
A
O
LOUDSPEAKER OUTPUT-
F5
AVDD
A
P
ANALOG SUPPLY VOLTAGE
F6
LS+
A
O
LOUDSPEAKER OUTPUT+
LEFT HEADPHONE OUTPUT
5
www.national.com
LM49321
θJA (RLA36)
100°C/W
Soldering Information
See AN-1279 “Microfill Wafer Level Underfilled
Chip Scale package.”
Absolute Maximum Ratings (Note 1, Note
2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Analog Supply Voltage (Note 1)
Digital Supply Voltage (Note 1)
Storage Temperature
Input Voltage
Power Dissipation (Note 3)
ESD Ratings (Note 4)
ESD Ratings (Note 5)
Junction Temperature (TJMAX)
Thermal Resistance
Operating Ratings
6.0V
6.0V
-65°C to +150°C
-0.3V to VDD +0.3V
Internally Limited
2000V
200V
150°C
(Note 1, Note 2)
Temperature Range
TMIN ≤ TA ≤ TMAX
Supply Voltage
−40°C ≤ TA ≤ +85°C
2.7V ≤ AVDD ≤ 5.5V
2.7V ≤ DVDD ≤ 4.0V
1.7V ≤ I2C_VDD ≤ 4.0V
1.7V ≤ I/O_VDD ≤ 4.0V
Audio Amplifier Electrical Characteristics AVDD = 3.0V, DVDD = 3.0V
(Note 1, Note
2)
The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified.
Limits apply for TA = 25°C.
LM49321
Symbol
IDD
Parameter
Supply Current
ISD
Shutdown Current
PO
Output Power
VFS DAC
Full Scale DAC Output
Conditions
Limits
(Note 7)
VIN = 0, No Load
All Amps On + DAC, OCL (Note 10)
13
18
mA (max)
Headphone Mode Only, OCL, DAC off
4.6
6.25
mA (max)
Headphone Mode Only, OCL, DAC Off
STEREO_OUTPUT_ONLY = 1,
STEREO_INPUT_ONLY = 1
4
5.5
mA
Headphone Mode only OCL, DAC On,
OSR = 64, DAC_INPUT_ONLY = 1
STEREO_OUTPUT_ONLY = 1
7.5
10
mA (max)
Mono Loudspeaker Mode Only (Note 11)
6.5
11.5
mA (max)
Mono Earpiece Speaker Mode Only
MONO_ONLY = 1 (register 01h)
MONO_ONLY = 0
3.7
3.3
5
mA (max)
mA
DAC Off, All Amps On (OCL) (Note 10)
10
13.5
mA (max)
(Note 8)
0.6
1
μA (max)
Speaker; THD = 1%; f = 1kHz, 8Ω BTL
420
370
mW (min)
Headphone; THD = 1%; f = 1kHz, 32Ω SE
27
24
mW (min)
45
40
mW (min)
Earpiece; THD = 1%; f = 1kHz, 32Ω BTL
Speaker; PO = 200mW;
f = 1kHz, 8Ω BTL
THD+N
Total Harmonic Distortion+Noise
Headphone; PO = 10mW;
f = 1kHz, 32Ω SE
Earpiece; PO = 20mW;
f = 1kHz, 32Ω BTL
VOS
∈O
PSRR
www.national.com
Offset Voltage
Output Noise
Power Supply Rejection Ratio
Units
(Limits)
Typical
(Note 6)
2.4
VRMS
0.04
%
0.01
%
0.04
%
Speaker
10
55
mV (max)
Earpiece
8
50
mV (max)
Headphone (OCL)
8
15
mV (max)
A-weighted; 0dB gain
f = 217Hz; VRIPPLE = 200mVP-P
CB = 2.2μF
6
Table 1
Table 2
XTALK
Parameter
Crosstalk
TWU
Wake-Up Time
CMRR
Common-Mode Rejection Ratio
Conditions
Typical
(Note 6)
Units
(Limits)
Limits
(Note 7)
Headphone; PO = 10mW, f = 1kHz; OCL
–60
dB
CB = 2.2μF, CD_6 = 0
35
ms
CB = 2.2μF, CD_6 = 1
85
ms
f = 217Hz, VRMS = 200mVPP
56
dB
Audio Amplifier Electrical Characteristics AVDD = 5.0V, DVDD = 3.3V
(Note 1, Note
2)
The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified.
Limits apply for TA = 25°C.
LM49321
Symbol
IDD
Parameter
Supply Current
Conditions
PO
VFS DAC
Shutdown Current
Output Power
mA (max)
Headphone Mode Only, OCL, DAC Off
5.8
mA (max)
Headphone Mode Only, OCL, DAC Off
STEREO_OUTPUT_ONLY = 1,
STEREO_INPUT_ONLY = 1
5.5
mA
Headphone Mode Only, OCL, DAC On,
OSR = 64, DAC_INPUT_ONLY = 1
STEREO_OUTPUT_ONLY = 1
9.5
mA
Mono Loudspeaker Mode Only (Note 10)
11.6
mA
5
mA
DAC Off, All Amps On (OCL) (Note 10)
12.9
mA
(Note 8)
1.6
μA
Speaker; THD = 1%;
f = 1kHz, 8Ω BTL
1.25
mW
Headphone; THD = 1%;
f = 1kHz, 32Ω SE
80
mW
Earpiece; THD = 1%;
f = 1kHz, 32Ω BTL
175
mW
2.4
VRMS
0.03
%
0.01
%
0.04
%
Speaker
10
mV
Earpiece
8
mV
HP (OCL)
8
mV
Full Scale DAC Output
f = 1kHz, 8Ω BTL
Total Harmonic Distortion + Noise
Headphone; PO = 30mW;
f = 1kHz, 32Ω SE
Earpiece; PO = 40mW;
f = 1kHz, 32Ω BTL
VOS
∈O
Offset Voltage
Output Noise
Units
(Limits)
17.5
Speaker; PO = 500mW;
THD+N
Limits
(Note 7)
VIN = 0, No Load
All Amps On + DAC, OCL (Note 10)
Mono Earpiece Mode Only (Note 10)
ISD
Typical
(Note 6)
A-weighted; 0dB gain;
f = 217Hz; Vripple = 200mVP-P
Table 1
PSRR
Power Supply Rejection Ratio
CB = 2.2μF
XTALK
Crosstalk
Headphone; PO= 15mW, f = 1kHz; OCL
–56
dB
CB = 2.2μF, CD_6 = 0
45
ms
CB = 2.2μF, CD_6 = 1
130
ms
TWU
Wake-Up Time
7
Table 3
www.national.com
LM49321
LM49321
Symbol
LM49321
Volume Control Electrical Characteristics
(Note 1, Note 2)
The following specifications apply for 3.0V ≤ AVDD ≤ 5.0V and 2.7V ≤ DVDD ≤ 4.0V, unless otherwise specified. Limits apply for
TA = 25°C.
LM49321
Symbol
Parameter
Stereo Analog Inputs Pre-Amp Gain
Setting Range
Conditions
Typical
(Note 6)
minimum gain setting
–6
maximum gain setting
15
PGR
Differential Mono Analog Input PreAmp Gain Setting Range
VCR
Output Volume Control for
Loudspeaker, Headphone Output,
or Earpiece Output
ΔACH-CH
Stereo Channel to Channel Gain
Mismatch
AMUTE
Mute Attenuation
RINPUT
DIFF+, DIFF-, LIN and RIN Input
Impedance
minimum gain setting
–12
maximum gain setting
9
minimum gain setting
maximum gain setting
VIN = 1VRMS, Gain = 0dB
with load, Headphone
–56
+5
Units
(Limits)
–7
dB (min)
–5
dB (max)
15.5
dB (max)
14.5
dB (min)
–13
dB (min)
–11
dB (max)
9.5
dB (max)
8.5
dB (min)
–59
dB (min)
–53
dB (max)
4.5
dB (min)
5.5
dB (max)
0.3
dB
–90
dB
23
Digital Section Electrical Characteristics
Limits
(Note 7)
18
kΩ (min)
28
kΩ (max)
(Note 1, Note 2)
The following specifications apply for 3.0V ≤ AVDD ≤ 5.0V and 2.7V ≤ DVDD ≤ 4.0V, unless otherwise specified. Limits apply for
TA = 25°C.
LM49321
Symbol
Parameter
DISD
Digital Shutdown Current
DIDD
PLLIDD
Conditions
Typical
(Note 6)
Limits
(Note 7)
Units
(Limits)
Mode 0, DVDD = 3.0V
μA
No MCLK
0.01
Digital Power Supply Current
fMCLK = 12MHz, DVDD = 3.0V
ALL MODES EXCEPT 0
5.3
6.5
mA (max)
PLL Quiescent Current
fMCLK = 12MHz, DVDD = 3.0V
4.8
6
mA (max)
Audio DAC (Typical numbers are with 6.144MHz audio clock and 48kHz sampling frequency
RDAC
Audio DAC Ripple
20Hz - 20kHz through headphone output
PBDAC
Audio DAC Passband width
-3dB point
SBADAC
Audio DAC Stop band Attenuation
Above 24kHz
DRDAC
Audio DAC Dynamic Range
DC - 20kHz, –60dBFS; AES17 Standard
SNR
Audio DAC-AMP Signal to Noise
Ratio
SNRDAC
Internal DAC SNR
A-weighted (Note 9)
dB
+/-0.1
dB
22.6
kHz
76
dB
Table 4
dB
A-Weighted, Signal = VO at 0dBFS, f = 1kHz
Table 4
Noise = digital zero, A-weighted
dB
95
PLL
fIN
Input Frequency on MCLK pin
12
10
26
MHz
SPI/I2C (1.7V ≤ I2C_VDD ≤ 2.2V)
fSPI
Maximum SPI Frequency
1000
kHz (max)
tSPISETD
SPI Data Setup Time
250
ns (max)
tSPISETENB
SPI ENB Setup Time
250
ns (max)
www.national.com
8
Parameter
Conditions
Typical
(Note 6)
Limits
(Note 7)
Units
(Limits)
tSPIHOLDD
SPI Data Hold Time
250
ns (max)
tSPIHOLDENB
SPI ENB Hold Time
250
ns (max)
tSPICL
SPI Clock Low Time
500
ns (max)
tSPICH
SPI Clock High Time
500
ns (max)
fCLKI2C
I2C_CLK
400
kHz (max)
tI2CHOLD
I2C_DATA Hold Time
250
ns (max)
tI2CSET
I2C_DATA
Frequency
Setup Time
VIH
I2C/SPI Input High Voltage
VIL
I2C/SPI Input Low Voltage
250
ns (max)
I2C_VDD
0.7 x
I2C_VDD
V (min)
0
0.25 x
I2C_VDD
V (max)
SPI/I2C (2.2V ≤ I2C_VDD ≤ 4.0V)
fSPI
Maximum SPI Frequency
4000
kHz (max)
tSPISETD
SPI Data Setup Time
100
ns (max)
tSPISETENB
SPI ENB Setup Time
100
ns (max)
tSPIHOLDD
SPI Data Hold Time
100
ns (max)
tSPIHOLENB
SPI ENB Hold Time
100
ns (max)
tSPICL
SPI Clock Low Time
125
ns (max)
tSPICH
SPI Clock High Time
125
ns (max)
fCLKI2C
I2C_CLK Frequency
400
kHz (max)
tI2CHOLD
I2C_DATA Hold Time
100
ns (max)
tI2CSET
I2C_DATA Setup Time
100
ns (max)
VIH
I2C/SPI Input High Voltage
I2C_VDD
0.7 x
I2C_VDD
V (min)
VIL
I2C/SPI Input Low Voltage
0
0.3 x
I2C_VDD
V (max)
1536
3072
6144
12288
kHz (max)
kHz (max)
50
40
60
% (min)
% (max)
I2S (1.7V ≤ I/O_VDD ≤ 2.7V)
I2S_CLK Frequency
fCLKI2S
I2S_RESOLUTION = 1
I2S_RESOLUTION = 0
I2S_WS Duty Cycle
VIH
Digital Input High Voltage
0.75
x I/O_VDD
V (min)
VIL
Digital Input Low Voltage
0.25 x
I/O_VDD
V (max)
I2S (2.7V ≤ I/O_VDD ≤ 4.0V)
I2S_CLK Frequency
I2S_RESOLUTION = 0
1536
3072
6144
12288
kHz (max)
kHz (max)
I2S_WS Duty Cycle
I2S_RESOLUTION = 1
50
40
60
%
%
fCLKI2S
VIH
Digital Input High Voltage
0.7 x
I/O_VDD
V (min)
VIL
Digital Input Low Voltage
0.3 x
I/O_VDD
V (max)
9
www.national.com
LM49321
LM49321
Symbol
LM49321
Note 1: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability
and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum RatingsRatings or other conditions beyond those
indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional
and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified
or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 3: Maximum allowable power dissipation is PDMAX = (TJMAX - TA) / θJA or the number given in Absolute Maximum Ratings, whichever is lower.
Note 4: Human body model, applicable std. JESD22-A114C.
Note 5: Machine model, applicable std. JESD22-A115-A.
Note 6: Typical values represent most likely parametric norms at TA = +25ºC, and at the Recommended Operation Conditions at the time of product
characterization and are not guaranteed.
Note 7: Datasheet min/max specification limits are guaranteed by test or statistical analysis.
Note 8: Shutdown current is measured in a normal room environment.
Note 9: Internal DAC only with DAC modes 00 and 01.
Note 10: Enabling mono bit (MONO_ONLY in Output Control Register 01h) will save 400μA (typ) form specified current.
www.national.com
10
MODE
EP
LS
HP OCL
Units
1
22
22
8
μV
2
22
22
8
μV
3
22
22
8
μV
4
68
88
46
μV
5
38
48
24
μV
6
29
34
18
μV
7
38
48
24
μV
TABLE 2. PSRR AVDD = 3.0V
PSRR AVDD = 3.0V, fRIPPLE = 217Hz; VRIPPLEe = 200mVP-P; CB = 2.2μF; All gains set to 0dB..
MODE
EP(Typ)
LS (Typ)
LS (Limit)
HP (Typ)
HP (Limit)
Units
1
69
76
2
69
76
3
69
76
72
dB
4
63
62
55
dB
5
69
68
61
dB
6
69
70
64
dB
7
69
68
61
dB
72
67
dB
72
68
dB
TABLE 3. PSRR AVDD = 5.0V
PSRR AVDD = 5.0V, fRIPPLE = 217Hz; VRIPPLE = 200mVP-P; CB = 2.2μF; All gains set to 0dB,
MODE
EP (Typ)
LS (Typ)
HP (Typ)
Units
1
68
72
71
dB
2
68
72
71
dB
3
68
72
71
dB
4
68
66
69
dB
5
68
69
70
dB
6
69
72
71
dB
7
68
69
70
dB
TABLE 4. Dynamic Range and SNR
Dynamic Range and SNR. 3.0V ≤ AVDD ≤ 5.0V. All programmable gain set to 0dB. Units in dB.
DR (Typ)
SNR (Typ)
Units
LS
95
85
dB
HP
95
85
dB
EP
97
85
dB
11
www.national.com
LM49321
TABLE 1. Output Noise
Output Noise AVDD = 5.0V and AVDD = 3.0V. All gains set to 0dB. Units in μV, A-weighted, Inputs terminated to ground.
LM49321
System Control
The LM49321 is controlled via either a two wire I2C compatible interface or three wire SPI interface, selectable with the MODE pin.
This interface is used to configure the operating mode, interfaces, data converters, mixers and amplifiers. The LM49321 is controlled by writing 8 bit data into a series of write-only registers, the device is always a slave for both type of interfaces.
THREE WIRE, SPI INTERFACE (MODE = 1)
Three Wire Mode Write Bus Transaction
30061859
Three Wire Mode Write Bus Timing
30061860
Three Wire Mode Write Bus
When the part is configured as an SPI device and the enable (ENB) line is lowered the serial data on SDI is clocked in on the rising
edge of the SCK line. The protocol used is 16bit, MSB first. The upper 8 bits (15:8) are used to select an address within the device,
the lower 8 bits (7:0) contain the updated data for this register.
TWO WIRE I2C COMPATIBLE INTERFACE (MODE = 0)
Two Wire Mode Write Bus Transaction
300618j6
Two Wire Mode Write Bus Timing
30061862
Two Wire Mode Write Bus
www.national.com
12
TABLE 5. Chip Address
A7
A6
A5
A4
A3
A2
A1
A0
Chip Address
0
EC
EC
1
0
0
0
0
ADR = 0
0
0
0
1
0
0
0
0
ADR = 1
0
1
1
1
0
0
0
0
EC — Externally configured by ADR pin
13
www.national.com
LM49321
When the part is configured as an I2C device then the LM49321 will respond to one of two addresses, according to the ADDR
input. If ADDR is low then the address portion of the I2C transaction should be set to write to 0010000. When ADDR is high then
the address input should be set to write to 1110000.
www.national.com
14
MODE_CONTROL
OUTPUT_
CONTROL
EP_VOL
LS_VOL
RESERVED
HP_L_VOL
HP_R_VOL
ANALOG_INPUT
_GAIN
ANALOG_DAC
_GAIN
CLOCKS
PLL_M
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0
0
0
0
CUST_COMP
0
0
0
0
DITHER_ALW_ON DITHER_OFF
0
PLL_N
I2S_MODE
I2C_FAST
COMPENSATION _C OEFF2_LSB
14h
COMPENSATION _C OEFF2_MSB
COMPENSATION _C OEFF1_LSB
COMPENSATION _C OEFF1_MSB
15h
PLL_N_MOD
AUDIO
_CLK_SEL
HP_R_VOL
HP_L_VOL
0
LS_VOL
EP_VOL
HP_L_
OUTPUT
MUTE_L
13h
D1
I2S_
RESOLUTION
DAC_MODE
PLL_P
PLL_INPUT
MONO_L_GAIN
ANA_L_GAIN
0
LS_
OUTPUT
MODE_CONTROL
D2
MUTE_R
PLL_M
12h
Note: All registers default to 0 on initial power-up.
0
PLL_
ENABLE
DAC_L_GAIN
ANA_R_GAIN
0
COMPENSATION _C OEFF0_LSB
INTERFACE
0Fh
R_DIV
DAC_R_GAIN
0
0
0
0
0
D3
HP_R_
OUTPUT
COMPENSATION _C OEFF0_MSB
DAC_SET UP
0Eh
0
0
0
0
0
0
VCO_FAST DITHER_LEVEL DITHER_LEVEL
0
0
0
0
0
0
0
0
STEREO_INPUT_
ONLY
OCL
D4
TABLE 6. Control Registers
DAC_INPUT_
ONLY
0
D5
11h
PLL_P
0Dh
CD_6
D6
STEREO_ MONO_ONLY
OUT_ONLY
0
D7
10h
PLL_N_MOD
0Ch
0Bh
Register
Address
I2S_MASTER_
SLAVE
FAST_
CLOCK
0
MONO_
OUTPUT
D0
LM49321
LM49321
Mixer Control Registers
TABLE 7. Mode Control Register (00h)
This register is used to control the different mixer modes that the LM49321 supports.
Bits
Field
3:0
Description
MODE
This sets the different mixer output modes.
_CONTROL MODE_CONTROL
Mode
Mono Earpiece
Headphone
Right
SD
SD
SD
0
1001
1
M
M
M
M
1010
2
AL+AR
AL+AR
AL
AR
1011
3
M+AL+AR
M+AL+AR
M+AL
M+AR
1100
4
DL+DR
DL+DR
DL
DR
1101
5
DL+DR+AL+AR
DL+DR+AL+AR
DL+AL
DR+AR
6
M+DL+DR+AL
+AR
M+DL+DR+AL
+AR
M+DL+AL
M+DR+AR
7
M+DL+DR
M+DL+DR
M+DL
M+DR
1111
OCL
Headphone
Left
0000
1110
4
Loudspeaker
SD
This sets the headphone output to use output capacitor-less configuration.
OCL
Headphone output configuration
0
Cap-coupled Single-ended Mode (SE)
1
Output capacitor-less (OCL)
SD — Shutdown
M — Mono Differential Input
AL — Analog Left Channel
AR — Analog Right Channel
DL — I2S DAC Left Channel
DR — I2S DAC Right Channel
Note: Power-On Default Mode is Mode 0
TABLE 8. Output Control (01h)
This register is used to control the different output configurations.
Bits
Field
0
EP_OUTPUT
1
LS_OUTPUT
Description
This enables the Mono Earpiece output.
EP_OUTPUT
Status
0
Mono earpice output off
1
Mono earpice output on
This enables the Mono Loudspeaker output.
LS_OUTPUT
2
3
HP_L_OUTPUT
HP_R_OUTPUT
Status
0
Loudspeaker output off
1
Loudspeaker output on
This enables the Headphone left output.
HP_L_OUTPUT
Status
0
Headphone left output off. If OCL=1, output is in
mute.
1
Headphone left output on
This enables the Headphone right output.
HP_R_OUTPUT
Status
0
Headphone right output off. If OCL=1, output is in
mute.
1
Headphone right output on
15
www.national.com
LM49321
Bits
Field
4
STEREO_INPUT_ONLY
5
6
7
www.national.com
DAC_INPUT_ONLY
MONO_ONLY
Description
This enables the analog left (AL) and analog right (AR) and disables all other
inputs.
STEREO_INPUT_ONLY
Status
0
Normal
1
Enables AL and AR inputs only
This enables the DAC left (DL) and analog right (DR) and disables all other inputs.
DAC_INPUT_ONLY
Status
0
Normal
1
Enables DL and DR inputs only
This enables mono earpiece (EP) and loudspeaker (LS) outputs MUX and
disables the headphone outputs MUX. Enabling this mode can save up to 400µA
of current.
MONO_ONLY
Status
0
Normal
1
Enable mono earpiece and loudspeaker outputs
MUX
STEREO_OUTPUT_ONLY This enables the headphone output MUX only and disables all other output
MUX’s. Enabling this mode can save up to 200µA of current.
STEREO_OUTPUT_ONLY
Status
0
Normal
1
Enables the headphone output MUX
16
LM49321
Volume Control Registers
TABLE 9. Volume Control Register
EP_VOL (02h), LS_VOL (03h), HP_L_VOL (05h), HP_R_VOL (06h)
These registers are used to control output volume control levels for Earpiece, Loudspeaker and Headphone.
Bits
Field
4:0
EP_VOL
LS_VOL
HP_L_VOL
HP_R_VOL
Description
This programs the Earpiece, Loudspeaker and Headphone
volume level.
17
VOL
Level (dB)
00000
MUTE
00001
–56
00010
–52
00011
–48
00100
–45
00101
–42
00110
–39
00111
–36
01000
–33
01001
–30
01010
–28
01011
–26
01100
–24
01101
–22
01110
–20
01111
–18
10000
–16
10001
–14
10010
–12
10011
–10
10100
–8
10101
–6
10110
–4
10111
–3
11000
–2
11001
–1
11010
0
11011
1
11100
2
11101
3
11110
4
11111
5
www.national.com
LM49321
TABLE 10. Analog Left and Right Input Control (07h)
This register is used to control input gain for left and right analog inputs.
Bits
Field
2:0
ANA_L_GAIN
5:3
ANA_R_GAIN
Description
This program the analog left input gain.
ANA_L_GAIN
Level (dB)
000
–6
001
–3
010
0
011
3
100
6
101
9
110
12
111
15
This program the analog Right input gain.
ANA_R_GAIN
Level (dB)
000
–6
001
–3
010
0
011
3
100
6
101
9
110
12
111
15
TABLE 11. Mono and DAC Input Gain Control (08h)
This register is sued to control input gain for Mono, DAC left and right inputs.
Bits
Field
2:0
MONO_IN_GAIN
4:3
6:5
www.national.com
Description
DAC_L_GAIN
This program the mono input gain.
MONO_IN_GAIN
Level (dB)
000
–12
001
–9
010
–6
011
–3
100
0
101
3
110
6
111
9
This program the DAC left input gain.
DAC_R_GAIN
DAC_L_GAIN
Level (dB)
00
–3
01
0
10
3
11
6
This program the DAC Right input gain.
18
DAC_R_GAIN
Level (dB)
00
–3
01
0
10
3
11
6
LM49321
Clock Configuration Register
This register is used to control the multiplexers and clock R divider in the clock module.
TABLE 12. CLOCK (09h)
Bits
Register
0
FAST_CLOCK
Description
If set master clock is divided by two.
FAST_CLOCK
1
PLL_INPUT
Normal
1
Divided by 2
Programs the PLL input multiplexer to select:
PLL_INPUT
2
AUDIO_CLK_SEL
3
PLL_ENABLE
7:4
R_DIV
MCLK Frequency
0
PLL Input Source
0
MCLK
1
I2S Input Clock
Selects which clock is passed to the audio sub-system
DAC_CLK_SEL
DAC Sub-system
Input Source
0
PLL Input
1
PLL Output
If set enables the PLL. (MODES 4–7 only)
Programs the R divider
R_DIV
Divide Value
0000
1
0001
1
0010
1.5
0011
2
0100
2.5
0101
3
0110
3.5
0111
4
1000
4.5
1001
5
1010
5.5
1011
6
1100
6.5
1101
7
1110
7.5
1111
8
19
www.national.com
LM49321
30061853
By default the stereo DAC operates at 250*fs, i.e. 12.000MHz (at the clock generator input clock) for 48kHz data. It is expected
that the PLL be used to drive the audio system unless a 12.000MHz master clock is supplied. The PLL can also use the I2S clock
input as a source. In this case, the audio DAC uses the clock from the output of the PLL.
Common Clock Settings for the DAC
The DAC can work in 4 modes, each with different oversampling rates, 125,128,64 & 32. In normal operation 125x oversampling
provides for the simplest clocking solution as it will work from 12.000MHz (common in most systems with Bluetooth or USB) at
48kHz exactly. The other modes are useful if data is being provided to the DAC from an uncontrollable isochronous source (such
as a CD player, DAB, or other external digital source) rather than being decoded from memory. In this case the PLL can be used
to derive a clock for the DAC from the I2S clock.
The DAC oversampling rate can be changed to allow simpler clocking strategies, this is controlled in the DAC SETUP register but
the oversampling rates are as follows:
TABLE 13.
DAC MODE
Over sampling Ratio Used
00
125
01
128
10
64
11
32
The following table describes the clock required at the clock generator input for various clock sample rates in the different DAC
modes:
TABLE 14.
Fs (kHz)
DAC Oversampling Ratio
8
125
2
8
128
2.048
11.025
125
2.75625
11.025
128
2.8224
12
125
3
12
128
3.072
16
125
4
16
128
4.096
22.05
125
5.5125
22.05
128
5.6448
www.national.com
Required CLock at DAC Clock Generator Input (MHz)
20
DAC Oversampling Ratio
Required CLock at DAC Clock Generator Input (MHz)
24
125
6
24
128
6.144
32
125
8
32
128
8.192
44.1
125
11.025
44.1
128
11.2896
48
125
12
48
128
12.288
88.2
64
11.2896
96
64
12.288
176.4
32
22.5792
192
32
24.576
Methods for producing these clock frequencies are described in the PLL section.
The R divider can be used when the master clock is exactly 12.00 MHz in order to generate different sample rates. The Table
below shows different sample rates supported from 12.00MHz by using only the R divider and disabling the PLL. In this way we
can save power and the clock jitter will be low.
TABLE 15.
R_DIV
Divide Value
DAC Clock Generator Input Frequency <MHz>
Sample Rate Supported <KHz>
11
6
2
8
9
5
2.4
9.6
7
4
3
12
5
3
4
16
4
2.5
4.8
19.2
3
2
6
24
2
1.5
8
32
0
1
12
48
The R divider can also be used along with the P divider in order to create the clock needed to support low sample rates.
PLL Configuration Registers
PLL M DIVIDER CONFIGURATION REGISTER
This register is used to control the input divider of the PLL.
TABLE 16. PLL_M (0Ah)
Bits
Register
Description
6:0
PLL_M
Programs the PLL input divider to select:
PLL_M
Divide Ratio
0000000
Divider Off
0000001
1
0000010
1.5
0000011
2
0000100
2.5
...
...
1111110
63.5
NOTES:
The M divider should be set such that the output of the divider is between 0.5 and 5MHz. See the PLL setup section for details.
The division of the M divider is derived from PLL_M as such:
M = (PLL_M+1) / 2
21
www.national.com
LM49321
Fs (kHz)
LM49321
PLL N DIVIDER CONFIGURATION REGISTER
This register is used to control PLL N divider.
TABLE 17. PLL_N (0Bh)
Bits
Register
7:0
PLL_N
Description
Programs the PLL feedback divider:
PLL_N
Divide Ratio
00000000
Divider Off
00000001 →00001010
10
00001011
11
00001100
12
...
...
11111000
248
11111001
249
NOTES:
The N divider should be set such that the output of the divider is between 0.5 and 5MHz. See the PLL setup section for details. The N divider should never be
set so that (Fin/M) * N > 55MHz (or 80MHz if FAST_VCO is set in the PLL_N_MOD register).
The non-sigma-delta division of the N divider is derived from the PLL_N as such:
N = PLL_N
Fin /M is often referred to as Fcomp (Frequency of Comparison) or Fref (Reference Frequency). In this document, Fcomp is used.
PLL P DIVIDER CONFIGURATION REGISTER
This register is used to control the PLL's P divider.
TABLE 18. PLL_P
Bits
Register
3:0
PLL_P
Description
Programs the PLL input divider to select:
0000
Divider Off
0001
1
0010
1.5
0011
2
...
–> 2.5
1101
7
1110
7.5
1111
8
NOTES:
The output of this divider should be either 12 or 24MHz in USB mode or 11.2896MHz, 12.288MHz or 24.576MHz in non-USB modes.
The division of the P divider is derived from PLL_P as such:
P = (PLL_P+1) / 2
PLL N MODULATOR AND DITHER SELECT CONFIGURATION REGISTER
This register is used to control the Fractional component of the PLL.
TABLE 19. PLL_N_MOD (0Ch)
Bits
Register
4:0
PLL_N_MOD
www.national.com
Description
This programs the PLL N Modulator's fractional component:
PLL_N_MOD
Fractional Addition
00000
0/32
00001
1/32
00010 → 11110
2/32 → 30/32
22
Register
6:5
DITHER_LEVEL
7
VCO_FAST
LM49321
Bits
Description
Allows control over the dither used by the N Modulator
DITHER_LEVEL
DAC Sub-system Input Source
00
Medium (32)
01
Small (16)
10
Large (48)
If set the VCO maximum and minimum frequencies are raised:
VCO_FAST
Maximum FVCO
0
40–55MHz
NOTES:
The complete N divider is a fractional divider as such:
N = PLL_N + (PLL_N_MOD/32)
If the modulus input is zero, then the N divider is simply an integer N divider. The output from the PLL is determined by the following formula:
Fout = (Fin * N) / (M * P)
Please see over for more details on the PLL and common settings.
23
www.national.com
LM49321
Further Notes on PLL Programming
The sigma-delta PLL is designed to drive audio circuits requiring accurate clock frequencies of up to 25MHz with frequency errors
noise-shaped away from the audio band. The 5 bits of modulus control provide exact synchronization of 48kHz and 44.1kHz sample
rates from any common clock source when the oversampling rate of the audio system is 125fs. In systems where 128x oversampling
must be used (for example with an isochronous I2S data stream) a clock synchronous to the sample rate should be used as input
to the PLL (typically the I2S clock). If no isochronous source is available then the PLL can be used to obtain a clock that is accurate
to within typical crystal tolerances of the real sample rate.
30061863
TABLE 20. Example Of PLL Settings For 48Khz Sample Rates
f_in (MHz)
fsamp (kHz)
M
N
P
PLL_M
PLL_N
PLL_N_MOD
PLL_P
f_out (MHz)
11
48
11
60
5
21
60
0
9
12
12
48
5
25
5
9
25
0
9
12
12.288
48
4
19.53125
5
7
19
17
9
12
13
48
13
60
5
25
60
0
9
12
14.4
48
9
37.5
5
17
37
16
9
12
16.2
48
27
100
5
53
100
0
9
12
16.8
48
14
50
5
27
50
0
9
12
19.2
48
13
40.625
5
25
40
20
9
12
19.44
48
27
100
6
53
100
0
11
12
19.68
48
20.5
62.5
5
40
62
16
9
12
19.8
48
16.5
50
5
32
50
0
9
12
TABLE 21. Example PLL Settings For 44.1Khz Sample Rates
f_in (MHz)
fsamp (kHz)
M
N
P
PLL_M
PLL_N
PLL_N_MOD
PLL_P
f_out (MHz)
11
44.1
11
55.125
5
21
55
4
9
11.025000
11.2896
44.1
8
39.0625
5
15
39
2
9
11.025000
12
44.1
5
22.96875
5
9
22
31
9
11.025000
13
44.1
13
55.125
5
25
55
4
9
11.025000
14.4
44.1
12
45.9375
5
23
45
30
9
11.025000
16.2
44.1
9
30.625
5
17
30
20
9
11.025000
16.8
44.1
17
55.78125
5
33
55
25
9
11.025000
19.2
44.1
16
45.9375
5
31
45
30
9
11.025000
19.44
44.1
13.5
38.28125
5
26
38
9
9
11.025000
19.68
44.1
20.5
45.9375
4
40
45
30
7
11.025000
19.8
44.1
11
30.625
5
21
30
20
9
11.025000
These tables cover the most common applications, obtaining clocks for sample rates such as 22.05kHz and 192kHz should be
done by changing the P divider value or the R divider in the clock configuration diagram.
www.national.com
24
Choose a small range of P so that the VCO frequency is swept between 45 and 55MHz (or 60-80MHz if VCOFAST is used).
Remembering that the P divider can divide by half integers. So for P = 4.0 → 7.0 sweep the M inputs from 2.5 → 24. The most
accurate N and N_MOD can be calculated by:
N = FLOOR(((Fout/Fin)*(P*M)),1)
N_MOD = ROUND(32*((((Fout)/Fin)*(P*M)-N),0)
This shows that setting M = 11.5, N = 75 N_MOD = 47 P = 7 gives a comparison frequency of just over 1MHz, a VCO frequency
of just under 80MHz (so VCO_FAST must be set) and an output frequency of 11.289596 which gives a sample rate of
44.099985443kHz, or accurate to 0.33 ppm.
Care must be taken when synchronization of isochronous data is not possible, i.e. when the PLL has to be used in the above mode.
The I2S should be master on the LM49321 so that the data source can support appropriate SRC as required. This method should
only be used with data being read on demand to eliminate sample rate mismatch problems.
Where a system clock exists at an integer multiple of the required DAC clock rate it is preferable to use this rather than the PLL.
The LM49321 is designed to work in 8,12,16,24,32, and 48kHz modes from a 12MHz clock without the use of the PLL. This saves
power and reduces clock jitter.
DAC Setup Register
This register is used to configure the basic operation of the stereo DAC.
TABLE 22. DAC_SETUP (0Eh) Bits
Register
1:0
DAC_MODE
2
Description
The DAC used in the LM49321 can operate in one of 4 oversampling modes.
The modes are described as follows:
DAC_MODE
Oversampling
Rate
Typical fS
MCLK Required
00
125
48KHz
12.000MHz (USB
Mode)
01
128
44.1KHz
48KHz
11.2896MHz
12.288MHz
10
64
96KHz
12.288MHz
11
32
192KHz
24.576MHz
MUTE_L
Mutes the left DAC channel on the next zero crossing.
3
MUTE_R
Mutes the right DAC channel on the next zero crossing.
4
DITHER_OFF
If set the dither in DAC is disabled.
5
DITHER
ALWAYS_ON
If set the dither in DAC is enabled all the time.
6
CUST_COMP
If set the DAC frequency response can be programmed manually via a 5 tap FIR
“compensation” filter. This can be used to enhance the frequency response of small
loudspeakers or provide a crude tone control. The compensation Coefficients can be
set by using registers 10h to 15h.
25
www.national.com
LM49321
If the user needs to obtain a clock unrelated to those described above, the following method is advised. An example of obtaining
11.2896 from 12.000MHz is shown below.
LM49321
Interface Control Register
This register is used to control the I2S and I2C compatible interface on the chip.
TABLE 23. INTERFACE (0Fh)
Bits
0
1
2
3
Field
Description
I2S_MASTER_SLAVE
This enables I2S in master or slave mode.
I2S_RESOLUTION
I2S_MASTER_SLAVE
Comments
0
LM49321 acts as a slave
where both I2S clock and
word select are configured as
inputs.
1
LM49321 acts as a master
for I2S, so both I2S clock and
I2S word select are
configured as outputs.
This set the I2S resolution and affects the I2S Interface in
master mode. In slave mode the I2S Interface can support
any I2 S compatible resolution. In master mode the I2S
resolution also depends on the DAC mode as the note
below explains.
I2S_MODE
I2S_RESOLUTION
Comments
0
I2S resolution is set to 16 bits.
1
I2S resolution is set to 32 bits.
This set the I2S mode timing.
I2C_FAST
I2S_MODE
Comments
0
I2S interface is configured in
normal I2S mode timing.
1
I2S is configured in left
justified mode timing.
This set the I2C Clock speed.
I2C_FAST
Comments
0
I2C speed gets its default
value of a maximum of
400kHz.
1
This enables the I2C to run in
fast mode with an I2C clock
up to 3.4MHz.
NOTES:
The master I2S format depends on the DAC mode. In USB mode the number of bits per word is 25 (i.e. 2.4MHz for a 48kHz sample rate). The duty cycle is 40/60.
In non-USB modes the format is 32 or 16 bits per word, depending on I2S_RESOLUTION and the duty cycle is always 50-50. In slave mode it will decode any
I2S compatible data stream.
www.national.com
26
LM49321
30061827
I2S Mode Timing
30061828
Left Justified Mode Timing
27
www.national.com
LM49321
must be programmed via the I2C/SPI Interface in bytes as
follows:
FIR Compensation Filter
Configuration Registers
These registers are used to configure the DAC’s FIR compensation filter. Three 16 bit coefficients are required and
TABLE 24. COMP_COEFF (10h → 15h)
Address
Register
Description
10h
COMP_COEFF0_LSB
Bits [7:0] of the 1st and 5th FIR tap (C0 and C4)
11h
COMP_COEFF0_MSB
Bits [15:8] of the 1st and 5th FIR tap (C0 and C4)
12h
COMP_COEFF1_LSB
Bits [7:0] of the 2nd and 4th FIR tap (C1 and C3)
13h
COMP_COEFF1_MSB
Bits [15:8] of the 2nd and 4th FIR tap (C1 and C3)
14h
COMP_COEFF2_LSB
Bits [7:0] of the 3rd FIR tap (C2)
15h
COMP_COEFF2_MSB
Bits [15:8] of the 3rd FIR tap (C2)
NOTES:
The filter must be phase linear to ensure the data keeps the correct stereo imaging so the second half of the FIR filter must be the reverse of the 1st half.
30061855
If the CUST_COMP option in register 0Eh is not set the FIR
filter will use its default values for a linear response from the
DAC into the analog mixer, these values are:
DAC_OSR
C0, C4
C1, C3
C2
00
434
–2291
26984
01, 10, 11
61
–371
25699
If using 96 or 192kHz data then the custom compensation
may be required to obtain flat frequency responses above
24kHz. The total power of any custom filter must not exceed
www.national.com
that of the above examples or the filters within the DAC will
clip. The coefficient must be programmed in 2’s complement.
28
THD+N vs Frequency
AVDD = 3.0V, EP Out, RL = 32Ω, PO = 20mW
THD+N vs Frequency
AVDD = 3.0V, HP Out, RL = 16Ω, PO = 20mW
30061864
30061865
THD+N vs Frequency
AVDD = 3.0V, LS Out, RL = 8Ω, PO = 200mW
THD+N vs Frequency
AVDD = 5.0V, EP, RL = 32Ω, PO = 40mW
30061866
30061867
THD+N vs Frequency
AVDD = 5.0V, HP Out, RL = 16Ω, PO = 60mW
THD+N vs Frequency
AVDD = 5.0V, HP Out, RL = 32Ω, PO = 30mW
30061869
30061870
29
www.national.com
LM49321
Typical Performance Characteristics
LM49321
THD+N vs Frequency
AVDD = 5.0V, LS Out, RL = 8Ω, PO = 500mW
THD+N vs Output Power
AVDD = 3.0V, EP Out, RL = 16Ω, f = 1kHz
30061871
30061872
THD+N vs Output Power
AVDD = 3.0V, EP Out, RL = 32Ω, f = 1kHz
THD+N vs Output Power
AVDD = 3.0V, HP Out, RL = 16Ω, f = 1kHz
30061873
30061876
THD+N vs Output Power
AVDD = 3.0V, HP Out, RL = 32Ω, f = 1kHz
THD+N vs Output Power
AVDD = 3.0V, LS Out, RL = 8Ω, f = 1kHz
30061877
www.national.com
30061819
30
THD+N vs Output Power
AVDD = 5.0V, EP Out, RL = 32Ω, f = 1kHz
30061878
30061879
THD+N vs Output Power
AVDD = 5.0V, HP Out, RL = 16Ω, f = 1kHz
THD+N vs Output Power
AVDD = 5.0V, HP Out, RL = 32Ω, f = 1kHz
30061880
30061881
THD+N vs I2S Level
EP Out
THD+N vs Output Power
AVDD = 5.0V, LS Out, RL = 8Ω, f = 1kHz
30061883
30061882
31
www.national.com
LM49321
THD+N vs Output Power
AVDD = 5.0V, EP Out, RL = 16Ω, f = 1kHz
LM49321
THD+N vs I2S Level
HP Out
THD+N vs I2S Level
LS Out
30061885
30061884
PSRR vs Frequency
AVDD = 3.0V, EP Out Mode 1
PSRR vs Frequency
AVDD = 3.0V, EP Out Mode 4
30061886
30061887
PSRR vs Frequency
AVDD = 3.0V, HP Out Mode 2
PSRR vs Frequency
AVDD = 3.0V, HP Out Mode 4
30061888
www.national.com
30061889
32
LM49321
PSRR vs Frequency
AVDD = 3.0V, LS Out Mode 2
PSRR vs Frequency
AVDD = 3.0V, LS Out Mode 4
30061890
30061891
PSRR vs Frequency
AVDD = 5.0V, HP Out Mode 2
PSRR vs Frequency
AVDD = 5.0V, HP Out Mode 4
30061892
30061893
PSRR vs Frequency
AVDD = 5.0V, LS Out Mode 4
PSRR vs Frequency
AVDD = 5.0V, LS Out Mode 2
30061894
30061895
33
www.national.com
LM49321
Output Power vs Supply Voltage
EP Out , RL = 32Ω, 1% THD+N
Output Power vs Supply Voltage
HP Out , RL = 32Ω, 1% THD+N
30061897
30061896
Output Power vs Supply Voltage
LS Out , RL = 8Ω, 1% THD+N
30061898
www.national.com
34
I2S
The LM49321 supports both master and slave I2S transmission at either 16 or 32 bits per word at clock rates up to
30061807
FIGURE 1.
Pin 4 — I2S_WS
MONO ONLY SETTING
The LM49321 may be restricted to mono amplification only by
setting MONO_ONLY in Output Control register 0x01h to 1.
This may save an additional 400μA from IDD.
JP20 — Toslink SPDIF Input
JP21 — Coaxial SPDIF Input
Coaxial and Toslink inputs may be toggled between by use of
S25. Only one may be used at a time. Must be used in conjunction with on-board SPDIF receiver chip.
LM49321 DEMOBOARD OPERATION
BOARD LAYOUT
OUTPUTS
JP5 — BTL Loudspeaker Output
JP1 — Left Headphone Output (Single-Ended or OCL)
JP3 — Right Headphone Output (Single-Ended or OCL)
P1 — Stereo Headphone Jack (Same as JP1, JP2, SingleEnded or OCL)
JP12 — Mono BTL Earpiece Output
DIGITAL SUPPLIES
JP14 — Digital Power DVDD
JP10 — I/O Power IOVDD
JP13 — PLL Supply PLLVDD
JP16 — USB Board Supply BBVDD
JP15 — I2CVDD
All supplies may be set independently. All digital ground is
common. Jumpers may be used to connect all the digital supplies together.
S9 – connects VDD_PLL to VDD_D
S10 – connects VDD_D to VDD_IO
S11 – connects VDD_IO to VDD_I2C
S12 – connects VDD_I2C to Analog VDD
S17 – connects BB_VDD to USB3.3V (from USB board)
S19 – connects VDD_D to USB3.3V (from USB board)
S20 – connects VDD_D to SPDIF receiver chip
CONTROL INTERFACE
X1, X2 – USB Control Bus for I2C/SPI
X1
Pin 9 – Mode Select (SPI or I2C)
X2
Pin 1 – SDA
Pin 3 – SCL
Pin 15 – ADDR/END
Pin 14 – USB5V
Pin 16 – USB3.3V
Pin 16 – USB GND
ANALOG SUPPLY
JP11 — Analog Supply
S12 — connects Analog VDD with Digital VDD (I2C_VDD)
S16 — connects Analog Ground with Digital Ground
S21 — connects Analog VDD to SPDIF receiver chip
MISCELLANEOUS
I2S BUS SELECT
S23, S24, S26, S27 – I2S Bus select. Toggles between onboard and external I2S (whether on-board SPDIF receiver is
used). All jumpers must be set the same. Jumpers on top two
pins selects external bus (JP19). Jumpers on bottom two pins
selects on-board SPDIF receiver output.
INPUTS
Analog Inputs
JP2 — Mono Differential Input
JP6 — Left Input
JP7 — Right Input
HEADPHONE OUTPUT CONFIGURATION
Jumpers S1, S2, S3, and S4 are used to configure the headphone outputs for either cap-coupled outputs or output capacitorless (OCL) mode in addition to the register control
internal to the LM49321 for this feature. Jumpers S1 and S3
bypass the output DC blocking capacitors when OCL mode
Digital Inputs
JP19 — Digital Interface
Pin 1 — MCLK
Pin 2 — I2S_CLK
Pin 3 — I2S_SDI
35
www.national.com
LM49321
3.072MHz (48kHz stereo, 32bit). The basic format is shown
below:
Application Information
LM49321
is required. S2 connects the center amplifier HPCOUT to the
headphone ring when in OCL mode. S4 connects the center
ring to GND when cap-coupled mode is desired. S4 must be
removed for OCL mode to function properly. Jumper settings
for each mode:
OCL
S1 = ON
S2 = ON
S3 = ON
S4 = OFF
Cap-Coupled
S1 = OFF
S2 = OFF
S3 = OFF
S4 = ON
supply voltage testing of the LM49321 must be done on the
external digital bus.
The choice of using on-board or external digital bus is made
usign jumpers S23, S24, S26, and S27 as described above.
S25 selects whether the Toslink or Coaxial SPDIF input is
used. The top two pins connects the toslink, the bottom two
connect the coaxial input.
Power on the digital side is routed through S20 (connecting
to the other digital supplies), while on the analog side it is
interrupted by S21. Both jumpers must be in place for the receiver to function. The part is already configured for I2S
standard outputs. Jumper S28 allows the DATA output to be
pulled either high or low. Default is high (jumper on right two
pins).
It may be necessary to quickly toggle S29 to reset the receiver
and start it working upon initial power up. A quick short across
S29 should clear this condition.
PLL FILTER CONFIGURATION
The LM49321 demo board comes with a simple filter setup by
connecting jumpers S5 and S6. Removing these and connecting jumpers S7 and S8 will allow for an alternate PLL filter
configuration to be used at R2 and C23.
LM49321 I2C/SPI INTERFACE SOFTWARE
Convenient graphical user interface software is available for
demonstration purposes of the LM49321. It allows for either
SPI or I2C control via either USB or parallel port connections
to a Windows computer. Control options include all mode and
output settings, volume controls, PLL and DAC setup, FIR
setting and on-the-fly adjustment by an easy to use graphical
interface. An advanced option is also present to allow direct,
register-level commands. Software is available from
www.national.com and is compatible with Windows operating
systems of Windows 98 or more (with USB support) with the
latest .NET updates from Microsoft.
ON-BOARD SPDIF RECEIVER
The SPDIF receiver present on the LM49321 demo board allows quick demonstration of the capabilities of the LM49321
by using the common SPDIF output found on most CD/DVD
players today. There are some limitations in its useage, as the
receiver will not work with digital supplies of less than 3.0V
and analog supplies of less than 4V. This means low analog
www.national.com
36
LM49321
Complete Board Schematic
30061803
Demonstration Board Schematic
37
www.national.com
www.national.com
38
Enlarged Board Schematic Part 1 of 2
300618k6
LM49321
Enlarged Board Schematic Part 2 of 2
300618k7
LM49321
39
www.national.com
LM49321
Revision History
Rev
Date
1.0
09/10/08
Initial release.
1.01
09/23/08
Text edits.
1.02
08/31/09
Edited the package drawing and the top markings.
www.national.com
Description
40
LM49321
Physical Dimensions inches (millimeters) unless otherwise noted
36-Bump micro SMD
Order Number LM49321RL
NS Package Number RLA36LVA
X1 = 3255±30μm, X2 = 3510±30μm, X3 = 650±75μm
41
www.national.com
LM49321 Audio Sub-System with Stereo DAC, Mono Class AB Loudspeaker Amplifier, OCL/SE
Stereo Headphone Output and RF Suppression
Notes
For more National Semiconductor product information and proven design tools, visit the following Web sites at:
Products
Design Support
Amplifiers
www.national.com/amplifiers
WEBENCH® Tools
www.national.com/webench
Audio
www.national.com/audio
App Notes
www.national.com/appnotes
Clock and Timing
www.national.com/timing
Reference Designs
www.national.com/refdesigns
Data Converters
www.national.com/adc
Samples
www.national.com/samples
Interface
www.national.com/interface
Eval Boards
www.national.com/evalboards
LVDS
www.national.com/lvds
Packaging
www.national.com/packaging
Power Management
www.national.com/power
Green Compliance
www.national.com/quality/green
Switching Regulators
www.national.com/switchers
Distributors
www.national.com/contacts
LDOs
www.national.com/ldo
Quality and Reliability
www.national.com/quality
LED Lighting
www.national.com/led
Feedback/Support
www.national.com/feedback
Voltage Reference
www.national.com/vref
Design Made Easy
www.national.com/easy
www.national.com/powerwise
Solutions
www.national.com/solutions
Mil/Aero
www.national.com/milaero
PowerWise® Solutions
Serial Digital Interface (SDI) www.national.com/sdi
Temperature Sensors
www.national.com/tempsensors SolarMagic™
www.national.com/solarmagic
Wireless (PLL/VCO)
www.national.com/wireless
www.national.com/training
PowerWise® Design
University
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION
(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY
OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO
SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,
IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT
NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL
PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR
APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND
APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE
NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO
LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE
AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR
PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY
RIGHT.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected
to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other
brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright© 2009 National Semiconductor Corporation
For the most current product information visit us at www.national.com
National Semiconductor
Americas Technical
Support Center
Email: [email protected]
Tel: 1-800-272-9959
www.national.com
National Semiconductor Europe
Technical Support Center
Email: [email protected]
National Semiconductor Asia
Pacific Technical Support Center
Email: [email protected]
National Semiconductor Japan
Technical Support Center
Email: [email protected]