SN74ABT543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCBS464A – JUNE 1992 – REVISED JUNE 1994 • • • • • • State-of-the-Art EPIC-ΙΙB BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) < 1 V at VCC = 5 V, TA = 25°C High-Drive Outputs (–32-mA IOH, 64-mA IOL) Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (JT) DB, DW, OR NT PACKAGE (TOP VIEW) LEBA OEBA A1 A2 A3 A4 A5 A6 A7 A8 CEAB GND 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 VCC CEBA B1 B2 B3 B4 B5 B6 B7 B8 LEAB OEAB description The SN74ABT543A octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow. The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA inputs. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. The SN74ABT543A is packaged in TI’s shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area. The SN74ABT543A is characterized for operation from – 40°C to 85°C. FUNCTION TABLE† INPUTS A OUTPUT B X X Z H X Z X B0‡ L CEAB LEAB OEAB H X X X L H L L L L L L L L H H † A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA. ‡ Output level before the indicated steady-state input conditions were established. EPIC-ΙΙB is a trademark of Texas Instruments Incorporated. Copyright 1994, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 SN74ABT543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCBS464A – JUNE 1992 – REVISED JUNE 1994 logic symbol† 2 OEBA 23 CEBA 1 LEBA 13 OEAB 11 CEAB 14 LEAB A1 A2 A3 A4 A5 A6 A7 A8 1EN3 G1 1C5 2EN4 G2 2C6 3 4 3 1 5D 6D 1 4 22 21 5 20 6 19 7 18 8 17 9 16 10 15 B1 B2 B3 B4 B5 B6 B7 B8 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. logic diagram (positive logic) OEBA CEBA LEBA OEAB CEAB LEAB A1 2 23 1 13 11 14 C1 3 1D C1 1D To Seven Other Channels 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 22 B1 SN74ABT543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCBS464A – JUNE 1992 – REVISED JUNE 1994 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 7 V Input voltage range, VI (except I/O ports) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 7 V Voltage range applied to any output in the high state or power-off state, VO . . . . . . . . . . . . . – 0.5 V to 5.5 V Current into any output in the low state, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –18 mA Output clamp current, IOK (VO < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 50 mA Maximum power dissipation at TA = 55°C (in still air): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.7 W DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W NT package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.3 W Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. recommended operating conditions (see Note 2) VCC VIH Supply voltage VIL VI Low-level input voltage IOH IOL ∆t/∆v Input transition rise or fall rate High-level input voltage MIN MAX 4.5 5.5 2 UNIT V V 0.8 V V High-level output current VCC –32 Low-level output current 64 mA 5 ns/V 85 °C Input voltage 0 Outputs enabled TA Operating free-air temperature NOTE 2: Unused or floating pins (input or I/O) must be held high or low. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 –40 mA 3 SN74ABT543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCBS464A – JUNE 1992 – REVISED JUNE 1994 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VIK VOH TEST CONDITIONS VCC = 4.5 V, VCC = 4.5 V, II = – 18 mA IOH = – 3 mA VCC = 5 V, IOH = – 3 mA IOH = –24 mA VCC = 4 4.5 5V VCC = 4 4.5 5V II 5V VCC = 5 5.5 V, VI = VCC or GND IOZH‡ IOZL‡ VCC = 5.5 V, VCC = 5.5 V, VO = 2.7 V VO = 0.5 V IOFF ICEX IO§ VCC = 0, VCC = 5.5 V, VI or VO ≤ 4.5 V VO = 5.5 V VCC = 5.5 V, VO = 2.5 V VCC = 5.5 V, IO = 0, VI = VCC or GND A or B ports MIN –1.2 2.5 2.5 3 3 VCC = 5.5 V, One input at 3.4 V, Other inputs at VCC or GND Ci VI = 2.5 V or 0.5 V VO = 2.5 V or 0.5 V MAX UNIT –1.2 V V 2 2 0.55 IOL = 64 mA ∆ICC¶ Cio TA = 25°C TYP† MAX IOH = – 32 mA IOL = 48 mA VOL ICC MIN 0.55 Control inputs A or B ports Outputs high – 50 ±1 ±1 ±100 ±100 V µA 50 50 µA – 50 – 50 µA ±100 ±100 µA 50 50 µA –180 mA –100 –180 – 50 Outputs high 1 250 250 µA Outputs low 24 34 34 mA Outputs disabled 0.5 250 250 µA 1.5 1.5 mA Control inputs 4 pF A or B ports 7 pF † All typical values are at VCC = 5 V. ‡ The parameters IOZH and IOZL include the input leakage current. § Not more than one output should be tested at a time, and the duration of the test should not exceed one second. ¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND. timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) VCC = 5 V, TA = 25°C MIN tw Pulse duration, LEAB or LEBA low Data before LEAB or LEBA↑ tsu Setup time Data before CEAB or CEBA↑ th 4 Hold time MIN 3.5 3.5 High 2.5 2.5 Low 3 3 High 2.5 2.5 Low 2.5 2.5 Data after LEAB or LEBA↑ 1 1 Data after CEAB or CEBA↑ 1 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MAX UNIT MAX ns ns ns SN74ABT543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCBS464A – JUNE 1992 – REVISED JUNE 1994 switching characteristics over recommended ranges of supply voltage and operating free-air temperature, CL = 50 pF (unless otherwise noted) (see Figure 1) FROM (INPUT) TO (OUTPUT) tPLH tPHL A or B B or A tPLH tPHL LEBA or LEAB A or B tPZH tPZL OEBA or OEAB A or B tPHZ tPLZ OEBA or OEAB A or B tPZH tPZL CEBA or CEAB A or B tPHZ tPLZ CEBA or CEAB A or B PARAMETER POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 VCC = 5 V, TA = 25°C MIN MAX 4.4 1.6 5 4.1 5.1 1.6 6 1.6 3.9 5.1 1.6 6.2 1.6 4.4 5.4 1.6 6.3 1.4 3.1 4.1 1.4 5 2 3.9 4.9 2 5.7 2.5 4.2 5.8 2.5 6.7 2.5 4.8 6.1 2.5 7 1.4 3.4 4.4 1.4 5.4 2 4.1 5.2 2 6.1 3.2 4.7 6.1 3.2 7 2.5 5 6.7 2.5 7.3 MIN TYP MAX 1.6 3.3 1.6 UNIT ns ns ns ns ns ns 5 SN74ABT543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCBS464A – JUNE 1992 – REVISED JUNE 1994 PARAMETER MEASUREMENT INFORMATION 7V S1 500 Ω From Output Under Test Open GND CL = 50 pF (see Note A) 500 Ω TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open 7V Open LOAD CIRCUIT FOR OUTPUTS 3V 1.5 V Timing Input 0V tw tsu 3V Input 1.5 V 3V 1.5 V Data Input 1.5 V 0V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES 3V 1.5 V 0V tPHL 1.5 V 1.5 V VOL VOH Output 1.5 V 1.5 V 0V 1.5 V VOL tPLZ Output Waveform 1 S1 at 7 V (see Note C) tPLH tPHL 1.5 V tPZL VOH Output 3V Output Control 1.5 V tPLH 1.5 V 0V VOLTAGE WAVEFORMS PULSE DURATION Input (see Note B) th Output Waveform 2 S1 at Open (see Note C) VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS 1.5 V tPZH 3.5 V VOL + 0.3 V VOL tPHZ 1.5 V VOH – 0.3 V VOH [0V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING NOTES: A. CL includes probe and jig capacitance. B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. D. The outputs are measured one at a time with one transition per measurement. Figure 1. Load Circuit and Voltage Waveforms 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated