May 1997 ML4810*, ML4811** High Frequency Power Supply Controller GENERAL DESCRIPTION FEATURES The ML4810 and ML4811 High Frequency PWM Controllers are optimized for use in Switch Mode Power Supply designs running at frequencies to 1MHz. The ML4810/11 contain a unique overload protection circuit which helps to limit stress on the output devices and reliably performs a soft-start reset. These controllers are designed to work in either voltage or current mode and provide for input voltage feed forward. ■ ■ ■ ■ ■ ■ ■ A 1.1V threshold current limit comparator provides a cycle-by-cycle current limit. An integrating circuit “counts” the number of times the 1.1V limit was reached. A soft-start cycle is initiated if the cycle-by-cycle current limit is repeatedly activated. A reset delay function is provided on the ML4811. ■ ■ ■ ■ Integrating Soft Start Reset High current (2A peak) dual totem pole outputs Practical operation to 1MHz (fOSC) 5.1V ±2% trimmed bandgap reference Under voltage lockout with 7V hysteresis Soft Start Reset Delay (ML4811) Oscillator synchronization function (ML4811) Soft Start latch ensures full soft start cycle Outputs pull low for undervoltage lockout Accurately controlled oscillator ramp discharge current All timing currents “slaved” to RT for precise control * This part is End of Life as of August 1, 2000 ** This part is Obsolete These controllers are similar to the UC1825 controller, however these controllers include many features not found on the 1825. These features are set in Italics. BLOCK DIAGRAM (Pin numbers shown are for ML4811) 6 7 10 11 8 3 2 1 9 RT OSC CT CLOCK SYNC O.V.P./SHUTDOWN – R 1.25V RAMP + I(1) ERROR AMP PWR VC V+ OUT A I(1) – C Q Q P POWER VC POWER GND 2.45V ENABLE VREF – 4 20 RESET DELAY 17 15 4V – CLOCK Q R – R 19 9V S 3× I(1) Q 1.5V VREF VREF GEN S + RC (RESET) 14 – + 5.1V 1.1V + – – 1.5V + V+ + ILIM/SD OUT B – + 12 16 POWER GND TF.F. SOFT START 1.1V Q – + INV COMP S E/A OUT NI 5 + 2.2V 1.1V UNDER VOLTAGE LOCKOUT INTERNAL BIAS + VCC GND 18 13 3V I(1) = 16 x R T 1 ML4810, ML4811 PIN CONFIGURATION ML4811 20-Pin DIP (P20) 20-Pin SOIC (S20) ML4810 16-Pin DIP (P16) 16-Pin SOIC (S16W) INV 1 16 5.1V REF NI 2 15 VCC E/A OUT 3 14 OUTB RCRESET 4 13 POWER VC RT 5 12 PWR GND CT 6 11 OUTA RAMP 7 10 GND SOFT START 8 9 ILIM/S.D. INV 1 20 RESET DELAY NI 2 19 5.1V REF E/A OUT 3 18 VCC RCRESET 4 17 OUTB CLOCK 5 16 POWER VC RT 6 15 PWR GND CT 7 14 OUTA RAMP 8 13 GND SOFT START 9 12 ILIM/S.D. SYNC 10 11 OVP TOP VIEW TOP VIEW PIN DESCRIPTION PIN NAME PIN NAME FUNCTION 11 OVP Exceeding 2.5V terminates the PWM cycle and inhibits the outputs. 12 ILIM/S.D. Current limit sense pin. Normally connected to current sense resistor. 13 GND Analog signal ground. 14 OUTA High current totem pole output. This output is the first one energized after power on reset. 15 PWR GND Return for the high current totem pole outputs. 16 VC Positive supply for the high current totem pole outputs. 17 OUTB High current totem pole output. 18 VCC Positive supply for the IC. 19 5.1V REF Buffered output for the 5.1V voltage reference. 1 INV Inverting input to error amp. 2 NI Non-inverting input to error amp. 3 E/A OUT Output of error amplifier and input to main comparator. 4 RCRESET Timing elements for Integrating Soft Start reset. 5 CLOCK Oscillator output. 6 RT Timing resistor for oscillator — sets charging current for oscillator timing capacitor (pin 6). 7 CT Timing capacitor for oscillator. 8 RAMP Non-inverting input to main comparator. Connected to CT for voltage mode operation or to current sense resistor for current mode. 9 SOFT START Normally connected to Soft Start capacitor. 10 SYNC 2 FUNCTION A high going pulse terminates the PWM cycle and discharges CT. 20 RESET DELAY Timing capacitor to determine the amount of delay between fault. ML4810, ML4811 ABSOLUTE MAXIMUM RATINGS Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. Supply Voltage (Pins 18, 16) ...................................... 25V Output Current, Source or Sink (Pins 14, 17) DC ....................................................................... 0.5A Pulse (0.5µs) ......................................................... 2.0A Analog Inputs (Pins INV, NI, SOFT START) ....................... –0.3V to 7V (Pins 9, 10, 11, 12, 20) .............................. –0.3V to 6V Clock Output Current (Pins 5) ................................. –5mA Error Amplifier Output Current (Pin 3) ...................... 5mA Junction Temperature ............................................. 150°C Storage Temperature Range ..................... –65°C to 150°C Lead Temperature (Soldering 10 sec.) ..................... 260°C Thermal Resistance (θJA) Plastic DIP ....................................................... 65°C/W Plastic SOIC .................................................... 65°C/W OPERATING CONDITIONS Temperature Range ML4810, ML4811 ...................................... 0°C to 70°C ELECTRICAL CHARACTERISTICS Unless otherwise specified, VCC = 15V, RT = 3.65kΩ, CT = 1000pF, TA = Operating Temperature Range. (Note 1) PARAMETER CONDITIONS MIN TYP MAX UNITS 360 400 440 kHz 0.2 4 % OSCILLATOR Initial Accuracy TJ = 25°C Voltage Stability 10V < VCC < 25V Temperature Stability Total Variation 5 line, temperature Clock Out High 340 3.9 % 460 4.5 kHz V Clock Out Low 2.3 Ramp Peak 2.8 V Ramp Valley 1.0 V Ramp Valley to Peak 1.6 Sync Input Threshold 0.8 Sync Input Current 1.0 2.9 V 2.3 V 1.4 V µA SYNC = 4V REFERENCE Output Voltage TJ = 25°C, IO = 1mA Line Regulation 5.00 5.10 5.20 V 10V < VCC < 25V 2 20 mV Load Regulation 1mA < IO < 10mA 5 20 mV Temperature Stability 0°C < TJ < 150°C 0.2 0.4 % Total Variation line, load, temperature 5.25 V Output Noise Voltage 10Hz to 10kHz 50 Long Term Stability TJ = 125°C, 1000 hrs 5 25 mV Short Circuit Current VREF = 0V –15 –50 –100 mA Start Threshold 15 16 17 V UVLO Hysteresis 6.5 7 7.5 V ±20 mV 4.95 µV UNDERVOLTAGE LOCKOUT ERROR AMPLIFIER Input Offset Voltage Input Bias Current 0.6 3 µA Input Offset Current 0.1 1 µA Open Loop Gain 1 < VO < 4V 60 96 dB 3 ML4810, ML4811 ELECTRICAL CHARACTERISTICS (Continued) PARAMETER CONDITIONS MIN TYP MAX UNITS ERROR AMPLIFIER (Continued) CMRR 1.5 < VCM < 5.5V 65 95 dB PSRR 10 < VCC < 30V 75 90 dB Output Sink Current VPIN 3 = 1V 1 2.5 mA Output Source Current VPIN 3 = 4V –0.5 –1.3 mA Output High Voltage IPIN 3 = –0.5mA 4.0 4.7 5.0 V Output Low Voltage IPIN 3 = 1mA 0 0.5 1.0 V Unity Gain Bandwidth 3 5.5 MHz Slew Rate 6 12 V/µs PWM COMPARATOR Pin 8 Bias Current VPIN 8 = 0V Duty Cycle Range –1 0 Pin 3 Zero DC Threshold 1.1 Delay to Output –5 µA 75 % 1.25 V 50 80 –75 ns SOFT-START Charge Current (Pin 9) ML4811 µA VPIN 9 = 1V, VPIN 4, 12 = 0 –35 –55 Discharge Current (Pin 9) VPIN 9 = 3V, VPIN 4 > 2.5 1 5 mA VPIN 9 = 3V, VPIN 12 > 1.65, VPIN 4 < 2 1 5 mA Charge Current (Pin 20) VPIN 20 = 1V 1 5 mA Discharge Current (Pin 20) Requires external discharge resistor 0 µA CURRENT LIMIT/SHUTDOWN Pin 12 Bias Current Current Limit Threshold 0V < VPIN 12 < 4V ML4810 1.2 ML4811 Reset Threshold (Pin 12) +15 µA 1.4 V 0.95 1.1 1.3 V ML4810 VPIN 4 < 2V 1.60 1.75 1.90 V ML4811 VPIN 4 < 2V 1.4 1.50 1.8 V 40 70 ns VPIN 12 = 2V 120 150 180 µA Delay to Output Pin 4 Charging Current Restart Threshold (Pin 4) 2 2.45 3 V 2.4 2.7 2.8 V VPIN 11 = 3V 40 50 60 µA VPIN 8 = 1V, VPIN 4, 9 = 0 –40 –50 –60 µA IOUT = 20mA 0.25 0.4 V IOUT = 200mA 1.2 2.2 V OVP Shutdown Threshold (Pin 11) OVP Input Current Charge Current (Pin 8) 1.3 ML4810 OUTPUT Output Low Level Output High Level IOUT = –20mA 13.0 13.5 V IOUT = –200mA 12.0 13.0 V Collector Leakage VC = 30V 100 500 µA Rise/Fall Time CL = 1000pF 30 60 ns SUPPLY Start Up Current ICC Note 1: 4 ML4810 VCC = 8V 2.0 3.5 mA ML4811 VCC = 8V 2.5 4.0 mA ML4810 VPIN 1, 7, 9 = 0V, VPIN 2 = 1V, TA = 25°C 32 46 mA ML4811 VPIN 1, 7, 9 = 0V, VPIN 2 = 1V, TA = 25°C 38 55 mA Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions. ML4810, ML4811 FUNCTIONAL DESCRIPTION SOFT START AND CURRENT LIMIT The ML4810/11 offers a unique system of fault detection and reset. Most PWM controllers use a two threshold method which relies on the buildup of current in the output inductor during a fault. This buildup occurs because: 1. Inductor di/dt is a small number when the switch is off under load fault (short circuit) conditions, since VL is small. 2. Some energy is delivered to the inductor since the IC must first detect the over-current because there is a finite delay before the output switch can turn off. VTH2 VTH1 TPD TPD TPD A method of circumventing this problem involves “counting” the number of times the controller terminates the PWM cycle due to the cycle by cycle current limit. When the switch current crosses the 1.1V threshold A1 signals the F1 to terminate the cycle and sets F3, which is reset at the beginning of the PWM cycle. The output of F3 turns on a current source to charge C2. When, after several cycles, C2 has charged to 2.45V, A5 turns on F2 to discharge soft start capacitor C1. Charge is short lived (for instance a disk drive start-up or a board being plugged into a live rack) the control can “ride out” the surge with the switch protected by the cycle by cycle limit. R1 and C1 can be selected to track diode heating, or to ride out various system surge requirements as required. If the high current demand is caused by a short circuit, the duty cycle will be short and the output diodes will carry the current for the majority of PWM cycle. C2 charges fastest for low duty cycles (since F3 will be on for a longer time) providing for quicker shutdown during short-circuit when the output diodes are being maximally stressed. SWITCH CURRENT DIODE CURRENT Figure 1. Current Waveforms for Slow Turn-Off System with Load Fault This scheme was adequate for controllers with longer comparator propagation delays and turn-off delays than is desirable in a high frequency system. For systems with low propagation delays, very little energy will be delivered to the inductor and the current “ratcheting” described above will not occur. This results in the controller never detecting the load fault and continuing to pump full current to the load indefinitely, causing heating in the output rectifiers and inductor. V+ RESET DELAY I(1) TPD TPD A3 + FROM OSC. – I(1) R SOFT START G2 Q F1 Q2 9 S – – A4 + C1 1.1V 2.45V FROM PWM COMPARATOR R – F2 A5 RCRESET Q + 4 VTH2 VTH1 ERROR AMP QI 20 TPD QI G1 S C2 4UL0 I(2) SWITCH CURRENT DIODE CURRENT Figure 2. Current Waveforms for High Speed System with Load Fault R Q R1 FROM OSC. F3 1.5V S – A2 + ILIM/SD + 12 1.1V – A1 Figure 3. Integrating Soft Start Reset 5 ML4810, ML4811 OSCILLATOR The ML4811 oscillator charges the external capacitor (CT) with a current (ISET) equal to 3/RT. When the capacitor voltage reaches the upper threshold (Ramp Peak), the comparator changes state and the capacitor discharges to the lower threshold (Ramp Valley) through Q1. While the capacitor is discharging, Q2 provides a high pulse. A discharge of the oscillator con be initiated by applying a high level to the Sync pin. A short pulse of a frequency higher than the oscillator’s free running frequency can be used to synchronize the ML4811 to an external clock. The pulse can be equal to the desired deadtime (TD) or the deadtime can be determined by IDIS and CT, whichever is greater. The oscillator period can be described by the following relationship: tOSC = tRAMP + tDEADTIME where: tRAMP = C (Ramp Valley to Peak) ISET and: tDEADTIME = C (Ramp Valley to Peak) IQ1 SYNC 10 I(1) 3V ISET 6 RT V(1) 5V ISET Q2 7 CLOCK OUT + IDIS CT 5 – Figure 4. Switching Current and Pin 4 Voltage — Normal Q1 I(1) CLOCK tD RAMP PEAK CT V(1) RAMP VALLEY Figure 5. Switching Current and Pin 4 Voltage — Load Fault Figure 6. Simplified Oscilator Block Diagram and Timing 160 100k 100nF 47nF 140 1.0nF TD (ns) RT (Ω) 22nF 0nF 10k 4.7nF 2.2nF 120 100 1nF 470pF 1k 100 1k 10k 100k 1M FREQUENCY (Hz) Figure 7. Oscillator Timing Resistance vs Frequency 6 470pF 80 10k 100k 1M FREQUENCY (Hz) Figure 8. Oscillator Deadtime vs Frequency ML4810, ML4811 ERROR AMPLIFIER OUTPUT DRIVER STAGE The ML4811 error amplifier is a 5.5MHz bandwidth 12V/µsec slew rate op-amp with provision for limiting the positive output voltage swing (Output Inhibit line) for ease in implementing the soft start function. The ML4811 Output Driver is a 2A peak output high speed totem pole circuit designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors. 5 4.70 4 VIN 1.00 (V) TD (µs) 2.20 0.47 3 VOUT 0.22 2 0.10 0.047 0.47 1 1.0 4.7 2.2 10.0 22 47 100 0 0.2 CT (nF) 0.4 0.6 1.0 0.8 TIME (µs) Figure 9. Oscillator Deadtime vs CT (3kΩ ≤ RT ≤ 100kΩ) 100 Figure 10. Unity Gain Slew Rate VCC 80 POWER VC 13 60 AV (dB) AV 40 Q2 OUT A 11 20 OUT B 0 0 0 0 –90 –20 100 1k 10k 14 100k 1M 10M –180 100M Q1 POWER GND 12 FREQUENCY (Hz) Figure 11. Open Loop Frequency Response Figure 12. Simplified Schematic 7 ML4810, ML4811 3 0.2 IL (A) 0 2 VOUT (V) VSAT (V) SOURCE 15 –0.2 10 1 5 SINK 0 0 0.5 0 1.0 1.5 0 40 80 IOUT (A) 160 120 200 TIME (ns) Figure 13. Saturation Curves Figure 14. Rise/Fall Time (CL = 1000pF) 2 IL (A) 40 35 15 –2 10 5 ICC — SUPPLY CURRENT VOUT (V) 0 30 25 20 15 10 5 0 0 100 200 300 400 500 TIME (ns) Figure 15. Rise/Fall Time (CL = 10,000pF) 8 0 –60 –40 –20 0 20 40 60 80 100 120 140 TEMPERATURE (°C) Figure16. Supply Current vs. Temperature ML4810, ML4811 9 ML4810, ML4811 PHYSICAL DIMENSIONS inches (millimeters) Package: P16 16-Pin PDIP 0.740 - 0.760 (18.79 - 19.31) 16 0.240 - 0.260 0.295 - 0.325 (6.09 - 6.61) (7.49 - 8.26) PIN 1 ID 1 0.02 MIN (0.50 MIN) (4 PLACES) 0.055 - 0.065 (1.40 - 1.65) 0.100 BSC (2.54 BSC) 0.015 MIN (0.38 MIN) 0.170 MAX (4.32 MAX) 0.125 MIN (3.18 MIN) SEATING PLANE 0.016 - 0.022 (0.40 - 0.56) 0º - 15º 0.008 - 0.012 (0.20 - 0.31) Package: S16W 16-Pin Wide SOIC 0.400 - 0.414 (10.16 - 10.52) 16 0.291 - 0.301 0.398 - 0.412 (7.39 - 7.65) (10.11 - 10.47) PIN 1 ID 1 0.024 - 0.034 (0.61 - 0.86) (4 PLACES) 0.050 BSC (1.27 BSC) 0.095 - 0.107 (2.41 - 2.72) 0º - 8º 0.090 - 0.094 (2.28 - 2.39) 10 0.012 - 0.020 (0.30 - 0.51) SEATING PLANE 0.005 - 0.013 (0.13 - 0.33) 0.022 - 0.042 (0.56 - 1.07) 0.009 - 0.013 (0.22 - 0.33) ML4810, ML4811 PHYSICAL DIMENSIONS inches (millimeters) (Continued) Package: P20 20-Pin PDIP 1.010 - 1.035 (25.65 - 26.29) 20 0.240 - 0.260 0.295 - 0.325 (6.09 - 6.61) (7.49 - 8.26) PIN 1 ID 1 0.060 MIN (1.52 MIN) (4 PLACES) 0.055 - 0.065 (1.40 - 1.65) 0.100 BSC (2.54 BSC) 0.015 MIN (0.38 MIN) 0.170 MAX (4.32 MAX) SEATING PLANE 0.016 - 0.022 (0.40 - 0.56) 0.125 MIN (3.18 MIN) 0º - 15º 0.008 - 0.012 (0.20 - 0.31) Package: S20 20-Pin SOIC 0.498 - 0.512 (12.65 - 13.00) 20 0.291 - 0.301 0.398 - 0.412 (7.39 - 7.65) (10.11 - 10.47) PIN 1 ID 1 0.024 - 0.034 (0.61 - 0.86) (4 PLACES) 0.050 BSC (1.27 BSC) 0.095 - 0.107 (2.41 - 2.72) 0º - 8º 0.090 - 0.094 (2.28 - 2.39) 0.012 - 0.020 (0.30 - 0.51) SEATING PLANE 0.005 - 0.013 (0.13 - 0.33) 0.022 - 0.042 (0.56 - 1.07) 0.007 - 0.015 (0.18 - 0.38) 11 ML4810, ML4811 ORDERING INFORMATION PART NUMBER ML4810CP ML4810CS ML4811CP ML4811CS TEMPERATURE RANGE 0°C to 70°C 0°C to 70°C 0°C to 70°C 0°C to 70°C PACKAGE 16-Pin PDIP (P16) (End Of Life) 16-Pin Wide SOIC (S16W) (Obsolete) 20-Pin PDIP (P20) (Obsolete) 20-Pin SOIC (S20)(Obsolete) is a registered trademark of Micro Linear Corporation © Micro Linear 1997 Products described in this document may be covered by one or more of the following patents, U.S.: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; Japan: 2598946; 2619299. Other patents are pending. Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application. 12 2092 Concourse Drive San Jose, CA 95131 Tel: 408/433-5200 Fax: 408/432-0295 DS4810-01