SM74104 SM74104 High Voltage Half-Bridge Gate Driver with Adaptive Delay Literature Number: SNOSBA3B SM74104 High Voltage Half-Bridge Gate Driver with Adaptive Delay General Description Features The SM74104 High Voltage Gate Driver is designed to drive both the high side and the low side N-Channel MOSFETs in a synchronous buck configuration. The floating high-side driver is capable of working with supply voltages up to 100V. The high side and low side gate drivers are controlled from a single input. Each change in state is controlled in an adaptive manner to prevent shoot-through issues. In addition to the adaptive transition timing, an additional delay time can be added, proportional to an external setting resistor. An integrated high voltage diode is provided to charge the high side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high side gate driver. Under-voltage lockout is provided on both the low side and the high side power rails. This device is available in the standard SOIC-8 pin and the LLP-10 pin packages. ■ Renewable Energy Grade ■ Drives both a high side and low side N-channel MOSFET ■ Adaptive rising and falling edges with programmable ■ ■ ■ ■ ■ additional delay Single input control Bootstrap supply voltage range up to 118V DC Fast turn-off propagation delay (25 ns typical) Drives 1000 pF loads with 15 ns rise and fall times Supply rail under-voltage lockout Typical Applications ■ ■ ■ ■ Current Fed Push-Pull Power Converters High Voltage Buck Regulators Active Clamp Forward Power Converters Half and Full Bridge Converters Package ■ LLP-10 (4 mm x 4 mm) ■ SOIC-8 © 2011 Texas Instruments Incorporated 301600 www.ti.com SM74104 High Voltage Half-Bridge Gate Driver with Adaptive Delay November 14, 2011 SM74104 Simplified Block Diagram 30160003 Connection Diagrams 30160001 8-Lead SOIC See NS Package Number M08A 30160002 10-Lead LLP See NS Package Number SDC10A www.ti.com 2 SM74104 Ordering Information Ordering Number Package Type Package Marking NSC Package Drawing SM74104SD Supplied As 1000 Units in Tape and Reel SM74104SDE LLP-10 S74104 SDC10A 250 Units in Tape & Reel SM74104SDX 4500 Units in Tape & Reel SM74104MA 95 Units in Rail SM74104MAE SOIC-8 S74104 M08A SM74104 MAX 250 Units in Tape & Reel 2500 Units in Tape & Reel Pin Descriptions Pin SOIC-8 LLP-10 Name Description Application Information 1 1 VDD Positive gate drive supply Locally decouple to VSS using low ESR/ESL capacitor, located as close to IC as possible. 2 2 HB High side gate driver bootstrap rail Connect the positive terminal of bootstrap capacitor to the HB pin and connect negative terminal to HS. The Bootstrap capacitor should be placed as close to IC as possible. 3 3 HO High side gate driver output Connect to gate of high side MOSFET with short low inductance path. 4 4 HS High side MOSFET source Connect to bootstrap capacitor negative terminal and source of high side connection MOSFET. 5 7 RT Deadtime programming pin Resistor from RT to ground programs the deadtime between high and low side transitions.The resistor should be located close to the IC to minimize noise coupling from adjacent traces. 6 8 IN Control input Logic 1 equals High Side ON and Low Side OFF. Logic 0 equals High Side OFF and Low Side ON. 7 9 VSS Ground return All signals are referenced to this ground. 8 10 LO Low side gate driver output Connect to the gate of the low side MOSFET with a short low inductance path. Note: For LLP-10 package, it is recommended that the exposed pad on the bottom of the SM74104 be soldered to ground plane on the PC board, and the ground plane should extend out from beneath the IC to help dissipate the heat. Pins 5 and 6 have no connection. 3 www.ti.com SM74104 RT to VSS Junction Temperature Storage Temperature Range ESD Rating HBM (Note 2) Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications. VDD to VSS VHB to VHS IN to VSS LO Output HO Output VHS to VSS VHB to VSS –0.3V to +18V –0.3V to +18V –0.3V to VDD + 0.3V –0.3V to VDD + 0.3V VHS – 0.3V to VHB + 0.3V −1V to +100V 118V –0.3V to 5V +150°C –55°C to +150°C 2 kV Recommended Operating Conditions VDD HS HB HS Slew Rate Junction Temperature +9V to +14V –1V to 100V VHS + 8V to VHS + 14V <50V/ns –40°C to +125°C Electrical Characteristics Specifications in standard typeface are for TJ = +25°C, and those in boldface type apply over the full operating junction temperature range. Unless otherwise specified, VDD = VHB = 12V, VSS = VHS = 0V, RT = 100kΩ. No Load on LO or HO. Symbol Parameter Conditions Min Typ Max Units SUPPLY CURRENTS IDD VDD Quiescent Current LI = HI = 0V 0.4 0.6 mA IDDO VDD Operating Current f = 500 kHz 1.9 3 mA IHB Total HB Quiescent Current LI = HI = 0V 0.06 0.2 mA IHBO Total HB Operating Current f = 500 kHz 1.3 3 mA IHBS HB to VSS Current, Quiescent VHS = VHB = 100V 0.05 10 µA IHBSO HB to VSS Current, Operating f = 500 kHz 0.08 mA INPUT PINS VIL Low Level Input Voltage Threshold VIH High Level Input Voltage Threshold RI Input Pulldown Resistance 0.8 100 1.8 V 1.8 2.2 V 200 500 kΩ TIME DELAY CONTROLS VRT Nominal Voltage at RT IRT RT Pin Current Limit TD1 Delay Timer, RT = 10 kΩ TD2 Delay Timer, RT = 100 kΩ 6.0 RT = 0V 2.7 3 3.3 V 0.75 1.5 2.25 mA 58 90 130 ns 140 200 270 ns 6.9 7.4 V UNDER VOLTAGE PROTECTION VDDR VDD Rising Threshold VDDH VDD Threshold Hysteresis VHBR HB Rising Threshold VHBH HB Threshold Hysteresis 0.5 5.7 6.6 V 7.1 0.4 V V BOOT STRAP DIODE VDL Low-Current Forward Voltage IVDD-HB = 100 µA 0.60 0.9 V VDH High-Current Forward Voltage IVDD-HB = 100 mA 0.85 1.1 V RD Dynamic Resistance IVDD-HB = 100 mA 0.8 1.5 Ω LO GATE DRIVER VOLL Low-Level Output Voltage ILO = 100 mA 0.25 0.4 V VOHL High-Level Output Voltage ILO = –100 mA VOHL = VDD – VLO 0.35 0.55 V IOHL Peak Pullup Current VLO = 0V 1.6 A IOLL Peak Pulldown Current VLO = 12V 1.8 A www.ti.com 4 Parameter Conditions Min Typ Max Units HO GATE DRIVER VOLH Low-Level Output Voltage IHO = 100 mA 0.25 0.4 V VOHH High-Level Output Voltage IHO = –100 mA, VOHH = VHB – VHO 0.35 0.55 V IOHH Peak Pullup Current VHO = 0V 1.6 A IOLH Peak Pulldown Current VHO = 12V 1.8 A SOIC-8 170 °C/W LLP-10 (Note 3) 40 THERMAL RESISTANCE θJA Junction to Ambient Switching Characteristics Specifications in standard typeface are for TJ = +25°C, and those in boldface type apply over the full operating junction temperature range. Unless otherwise specified, VDD = VHB = 12V, VSS = VHS = 0V, No Load on LO or HO . Symbol Parameter Conditions Min Typ Max Units 25 56 ns 25 56 ns tLPHL Lower Turn-Off Propagation Delay (IN Rising to LO Falling) tHPHL Upper Turn-Off Propagation Delay (IN Falling to HO Falling) tRC, tFC Either Output Rise/Fall Time CL = 1000 pF 15 ns tR, tF Either Output Rise/Fall Time (3V to 9V) CL = 0.1 µF 0.6 µs tBS Bootstrap Diode Turn-Off Time IF = 20 mA, IR = 200 mA 50 ns Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables. Note 2: The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin. 2 kV for all pins except Pin 2, Pin 3 and Pin 4 which are rated at 500V. Note 3: 4 layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187. Note 4: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National’s Average Outgoing Quality Level (AOQL). Note 5: The θJA is not a given constant for the package and depends on the printed circuit board design and the operating environment. 5 www.ti.com SM74104 Symbol SM74104 Typical Performance Characteristics IDD vs Frequency Operating Current vs Temperature 30160010 30160011 Quiescent Current vs Supply Voltage Quiescent Current vs Temperature 30160013 30160012 IHB vs Frequency HO & LO Peak Output Current vs Output Voltage 30160018 30160017 www.ti.com 6 Undervoltage Threshold Hysteresis vs Temperature 30160019 30160016 Undervoltage Rising Threshold vs Temperature LO & HO Gate Drive—High Level Output Voltage vs Temperature 30160020 30160021 LO & HO Gate Drive—Low Level Output Voltage vs Temperature Turn Off Propagation Delay vs Temperature 30160023 30160022 7 www.ti.com SM74104 Diode Forward Voltage SM74104 Timing vs Temperature RT = 10K Timing vs Temperature RT = 100K 30160015 30160024 Turn On Delay vs RT Resistor Value 30160014 www.ti.com 8 SM74104 SM74104 Waveforms 30160005 FIGURE 1. Application Timing Waveforms 9 www.ti.com SM74104 Operational Description 4. ADAPTIVE SHOOT-THROUGH PROTECTION SM74104 is a high voltage, high speed dual output driver designed to drive top and bottom MOSFET’s connected in synchronous buck or half-bridge configuration, from one externally provided PWM signal. SM74104 features adaptive delay to prevent shoot-through current through top and bottom MOSFETs during switching transitions. Referring to the timing diagram Figure 1, the rising edge of the PWM input (IN) turns off the bottom MOSFET (LO) after a short propagation delay (tP). An adaptive circuit in the SM74104 monitors the bottom gate voltage (LO) and triggers a programmable delay generator when the LO pin falls below an internally set threshold (≈ Vdd/2). The gate drive of the upper MOSFET (HO) is disabled until the deadtime expires. The upper gate is enabled after the TIMER delay (tP+TRT) , and the upper MOSFET turns-on. The additional delay of the timer prevents lower and upper MOSFETs from conducting simultaneously, thereby preventing shoot-through. A falling transition on the PWM signal (IN) initiates the turnoff of the upper MOSFET and turn-on of the lower MOSFET. A short propagation delay (tP) is encountered before the upper gate voltage begins to fall. Again, the adaptive shootthrough circuitry and the programmable deadtime TIMER delays the lower gate turn-on time. The upper MOSFET gate voltage is monitored and the deadtime delay generator is triggered when the upper MOSFET gate voltage with respect to ground drops below an internally set threshold (≈ Vdd/2). The lower gate drive is momentarily disabled by the timer and turns on the lower MOSFET after the deadtime delay expires (tP+TRT). The RT pin is biased at 3V and current limited to 1mA. It is designed to accommodate a resistor between 5K and 100K, resulting in an effective dead-time proportional to RT and ranging from 90ns to 200ns. RT values below 5K will saturate the timer and are not recommended. 5. POWER DISSIPATION CONSIDERATIONS The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are related to the switching frequency (f), output load capacitance on LO and HO (CL), and supply voltage (VDD) and can be roughly calculated as: PDGATES = 2 • f • CL • VDD2 There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. The following plot shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equation. This plot can be used to approximate the power losses due to the gate drivers. Startup and UVLO Both top and bottom drivers include under-voltage lockout (UVLO) protection circuitry which monitors the supply voltage (VDD) and bootstrap capacitor voltage (VHB – VHS) independently. The UVLO circuit inhibits each driver until sufficient supply voltage is available to turn-on the external MOSFETs, and the built-in hysteresis prevents chattering during supply voltage transitions. When the supply voltage is applied to VDD pin of SM74104, the top and bottom gates are held low until VDD exceeds UVLO threshold, typically about 6.9V. Any UVLO condition on the bootstrap capacitor will disable only the high side output (HO). Gate Driver Power Dissipation (LO + HO) VCC = 12V, Neglecting Diode Losses LAYOUT CONSIDERATIONS The optimum performance of high and low side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized. 1. A low ESR/ESL capacitor must be connected close to the IC, and between VDD and VSS pins and between HB and HS pins to support high peak currents being drawn from VDD during turn-on of the external MOSFET. 2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (VSS). 3. In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances in the source of www.ti.com top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized. Grounding considerations: a) The first priority in designing grounding connections is to confine the high peak currents from charging and discharging the MOSFET gate in a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver. b) The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low side MOSFET body diode. The bootstrap capacitor is recharged on the cycleby-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation. The resistor on the RT pin must be placed very close to the IC and seperated from high current paths to avoid noise coupling to the time delay generator which could disrupt timer operation. 30160006 The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, 10 SM74104 Diode Power Dissipation VIN = 40V the diode power loss is proportional to frequency. Larger capacitive loads require more current to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (VIN) to the half bridge result in higher reverse recovery losses. The following plot was generated based on calculations and lab measurements of the diode recovery time and current under several operating conditions. This can be useful for approximating the diode power dissipation. Diode Power Dissipation VIN = 80V 30160008 The total IC power dissipation can be estimated from the above plots by summing the gate drive losses with the bootstrap diode losses for the intended application. Because the diode losses can be significant, an external diode placed in parallel with the internal bootstrap diode (refer to Figure 2) can be helpful in removing power from the IC. For this to be effective, the external diode must be placed close to the IC to minimize series inductance and have a significantly lower forward voltage drop than the internal diode. 30160007 30160009 FIGURE 2. SM74104 Driving MOSFETs Connected in Synchronous Buck Configuration 11 www.ti.com SM74104 Physical Dimensions inches (millimeters) unless otherwise noted Notes: Unless otherwise specified 1. Standard lead finish to be 200 microinches/5.00 micrometers minimum tin/lead (solder) on copper. 2. 3. Pin 1 identification to have half of full circle option. No JEDEC registration as of Feb. 2000. LLP-10 Outline Drawing NS Package Number SDC10A www.ti.com 12 SM74104 Notes: Unless otherwise specified 1. For solder thickness and composition, see “Solder Information” in the packaging section of the National Semiconductor web page (www.national.com). 2. 3. Maximum allowable metal burr on lead tips at the package edges is 76 microns. No JEDEC registration as of May 2003. SOIC-8 Outline Drawing NS Package Number M08A 13 www.ti.com SM74104 High Voltage Half-Bridge Gate Driver with Adaptive Delay Notes TI/NATIONAL INTERIM IMPORTANT NOTICE Texas Instruments has purchased National Semiconductor. As of Monday, September 26th, and until further notice, products sold or advertised under the National Semiconductor name or logo, and information, support and interactions concerning such products, remain subject to the preexisting National Semiconductor standard terms and conditions of sale, terms of use of website, and Notices (and/or terms previously agreed in writing with National Semiconductor, where applicable) and are not subject to any differing terms and notices applicable to other TI components, sales or websites. To the extent information on official TI and National websites and business social networking media, etc., pertains to both TI and National-branded products, both companies' instructions, warnings and limitations in the above-referenced terms of use apply. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP® Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionicsdefense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com www.ti.com/wireless-apps RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless TI E2E Community Home Page e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright© 2011 Texas Instruments Incorporated www.ti.com IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP® Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated